SSP & MPD Zero suppression testing Updates

Ben Raydo

Danning Di

SSP/MPD Zero Suppression Status



Event Size

- Without zero suppression: 24Bytes/hit: 1 MPD (15APV, 6samples) = 46kBytes
- With zero suppression: 12Bytes/hit: 1 MPD @ 50% Occupancy = 11.5kBytes

Zero Suppression

- Common-mode subtraction must be done to efficiently zero suppression – done using Danning's algorithm.
- Common-mode subtraction and zero suppression is done in the SSP. First implementation is under testing that should be able to run up to 2kHz rate.

MPD Data Format (sent to SSP over fiber)



SSP Firmware Compile Summary

		ssp - [/home/braydo/Proj	jects/mpd_ssp_firmware/Firmware/Projects/ssp_mpd/ssp.ppr] - PlanAhe	ad 14.7				×
<u>F</u> ile <u>E</u> dit F <u>l</u> ow <u>T</u> ools <u>W</u> indow Lay	ưout ⊻iew <u>H</u> elp						Q- Search	n commands
👩 🔁 🗠 🕫 🖬 🖬 🗙 🔈 🍡	🊳 % ∑ 🗔 🖳 Default Layout 🔹 🔭 🔍							Bitgen Complete
Flow Navigator	Project Manager - ssp							×
	Sources _ D L ×	E Project Summary	× @ mpd parser wrapper.vhd × @ mpd fiber per.vhd × @	sdp ram.vhd >	🕻 🕐 utils pko	a.vhd ×		
	 ····································			E dit A		5		
Project Manager	Design Sources (1)	🚔 🦚 Project Settir	ngs	Edit 🛠	D Messa	ges		^
 Project Settings Add Sources IP Catalog Run Behavioral Simulation RTL Analysis RTL Analysis RTL Analysis 	 \$\$\overline\$\$\overline\$\$ - \$\overline\$\$ ssp - synthesis (ssp.vhd) (10) \$\$\overline\$\$ wme_mst_inst - vme_mst - \$ynthesis (vme_mst.vhd) \$\$\$\$\$\$ wmeeb_per_inst - vmeeb_per - \$ynthesis (mig_per.vhd) (10) \$	Project name: Product family: Project part: Top module name:	ssp Virtex-5 <u>xc5vtx150tff1156-2</u> <u>ssp</u>	\$	Go To:	0 errors 0 critical warnings 9 802 warnings Messages Log Reports entation		â
 Synthesis 	🗢 🔞 sd_per_inst - sd_per - Synthesis (sd_per.vhd) (5)							
Image: Synthesis Settings Image: Synthesis Image: Synthesized Design Image: Synthesized Design	└─@ LEDPulser_inst - LEDPulser - Synthesis (LEDPulser. � 급 Constraints (1) � 급 Simulation Sources (1)	Status: V Cor Part: xc5vtx1 Strategy: <u>PlanAh</u> Flow: <u>XST</u>	mplete 150tff1156-2 n <u>ead Defaults</u>		Status: Part: Strategy: Flow:	✓ Complete xc5vtx150tff1156-2 ISE Defaults ISE		
Implementation Settings		📕 Resources						Show Graph 🕿
Bun Implementation		RTL Estimation S	ynthesis Estimation Netlist Estimation Implemented Utiliza	tion				
Den Implemented Design		Part: xc5vtx150tff	f1156-2					
		Resource	Utilization	A	/ailable		Utilization	
 Program and Debug 		Register	20049	9	2800			21%
6 Bitstream Settings	Hierarchy Libraries Compile Order	Slice	8865	2	3200	This is such	for A NADD	0070
Generate Bitstream	Sources V Templates	10	311	3	60	I his is only	y for 4 ivipu,	Can 86%
Scope Analyzer	Properties _ D Z ×	Bonded IPAD Bonded OPAD	64	1	22 0			59%
😽 Launch iMPACT	← → 100 k	BUFDS	4	2	0	scale it to	pernaps 16.	20%
		BUFIO	8	1	04			7%
		DSP48E	4	8	0			5%
		ICAP	1	2	•			50%
		PLL_ADV	2	6				33%
		BUFG	8	3	2			25%
		🧿 Implemented	Timing					* 🔻
								_ [] / ×
	WARNING: XDL:213 - The resulting xdl output will not h Loading device for application Rf_Device from file 'S "ssp" is an NCD, version 3.2, device xc5vtx150t, p Successfully converted design 'ssp_routed.ncd' to 'ss *** Running bitgen with args ssp_routed.ncd ssp.bit ssp.pcf -d -g Bi Synthesis Implementation Simulation	have LUT equation strin Svtx150t.nph' in enviro Dackage ff1156, speed - sp_routed.xdl'.	gs or RAM INIT strings. nment /opt/Xilinx_14_7/14.7/ISE_DS/ISE/. 2 ::20 -w -intstyle pa					V
	🔚 Tcl Console 💭 Messages 🖓 Log 🗋 Reports 🖾 De	sign Runs						

Using HLS C/C++ for algorithm

ile Edit Project Solution Window He	lelp	
		🏇 Debug 🔁 Synthesis 🔗 Analy
Explorer 🕄	🗞 🗖 🗖 🕼 mpd_parser.cc 🕱 🗐 Synthesis(solution1)	🗖 🗖 📴 Outline 🔯 Directive 🕱 🔶 🔶
<pre> mpd_parser</pre>	<pre>Model process frame(hss:streacevent data to SevOut, hss:streacevent data to SevOut, guint<5> mpidd guint<5> mpidd guint<5> mpidd guint<5> mpidd for(int i=0;i<apv_num_mx,i++) { spuint<5> maple_num = apv_vald_samples[i]; if(isample_num)</apv_num_mx,i++) </pre>	I apv.data I apv.data I affset I aggamin I aygamax I apvThr I recv.frame I adc.ch Base I adc.ch Base I adc.ch Base I adc.ch Base I adc.ch I add.ch <pi< th=""></pi<>

- Allowed quick testing on previous data since we can easily integrate this into programs that work with EVIO
- The tool is not very efficient at using resources, but seems like it may be a good fit for this project for the moment.

Status

- Danning's common-mode algorithm is implemented in SSP and testing began this week using the VME based test stand.
- Algorithm is running and first glance appears to function, but much left to check (currently we need to debug a problem with writing some configuration registers to allow testing to proceed in depth).
- Current implementation limits:
 - 1. rate to <2kHz (assuming no VME bottleneck)
 - 2. 4 MPD per SSP (probably can scale to 16)
- MPD data re-ordering will allow a less resource intensive solution on SSP that will allow 32 MPD per SSP and 5kHz trigger rate processing.