

Super BigBite DAQ & Trigger

Jens-Ole Hansen

Hall A Collaboration Meeting

16 December 2009

SBS DAQ Requirements


- Data rate driven by GEMs & Coordinate Detector
 - $\approx 90,000$ channels, 4-8% occupancy, 2 bytes/channel
 - ≈ 15 kB event size @ 5 kHz = 75 MB/s
- Add other detectors, allow for higher rates, ...
⇒ must handle ≈ 100 MB/s
- Far exceeds current Hall A capabilities
- Need 12 GeV DAQ upgrade to meet the requirements
 - Plan exists for Hall A
 - http://hallaweb.jlab.org/equipment/daq/daq_12gev.pdf

12 GeV Upgrade DAQ Electronics

- Fully pipelined
- 200 kHz L1 trigger rate capability
- VME64x front-end crates with support for
 - High-speed readout modes (2eVME, 2eSST) up to 200 MB/s
 - Event “blocking” (buffering, caching) - up to 200 events
 - Custom serial (VXS) backplane bus:
 - Bi-directional trigger path
 - Optional data path
 - (Trunked) Gigabit Ethernet or fiber uplinks to event builder
- Synchronous trigger distribution, 250 MHz ref. Clock
- SBS will use some of this technology + custom modules

Future Front Ends

(graphics from Dave Abbott)



SBS Trigger Considerations

- GMn and GEn(2)
 - BigBite with gas Cherenkov and shower: ≤ 3 kHz singles. Use as is (for both arms). No need for hardware coincidence.
- GEp(5): elastic $H(\vec{e}, e' \vec{p})$
 - ≈ 60 kHz singles in electron arm (BigCal)
 - ≈ 1.5 MHz singles in proton arm (SBS)
 - $\Rightarrow \geq 5$ kHz raw coincidence rate. Too high.
 - \Rightarrow take advantage of spatial correlations in elastic scattering to build intelligent coincidence logic

GEp(5) Spatial-Correlations Trigger

■ Level 1


- ≈ 100 ns
- “Mark” samples in APV-25 GEM readouts
- Gate Fastbus & VME
- Generated by electron arm (≈ 60 kHz rate)

■ Level 2

- ≈ 3 μ s
- Use FPGAs to detect spatial correlations between ECAL and HCAL calorimeters
- Reduces rate by factor of 5
- Fast Clear FB & VME after L2 timeout $\Rightarrow < 20\%$ DT

GEP(5) Calorimeter Sums


10 x 20 HCAL blocks



7 x 17 software sum-16

good coincidence


20 x 75 ECAL blocks



noise hit

5 x 38 sum-8
4 x 37 sum-32

ECAL Sums






HCAL Sums

"sum-16" to FPGAs


$$4 \times (7 \times 7) = 196$$

$$16 \times 8 \text{ bits} / 16 \text{ ns} = 8 \text{ Gb/s per FADC}$$



FPGA Coincidence Logic

For each calorimeter section (4x):



Conclusions

- SBS Data Acquisition rather challenging
 - Up to 100 MB/s data rate
 - Pipelined electronics
 - Custom modules
- GEp(5) Trigger similarly challenging
 - Digital summing logic for HCAL
 - FPGA coincidence logic
- Need experience, R&D