• Main INDEX
  • Monthly INDEX
  • PREV
  • NEXT
    Make New Entry, Make Followup Entry

    User name brads

    Log entry time 00:49:04 on February 07, 2009

    Entry number 259376

    This entry is a followup to: 259371

    keyword=re: BB Cerenkov cabling and ADC map clarification


    The linear gate width is 40ns timed off T6 and centered with respect to a correlated pulse on the Cerenkov PMT.

    The ADC gate for the module in slot 18 is 150ns wide.