Yes it is supposed to look like that. Though the signal is noisy on the right arm. I don't know the module very well so it might have some dead time and miss a hit so I think it would be easier to have the module on only one arm. But I guess we can try this way for the test.
One nice plot to look at is ADC:Iteration$ and you can see the pattern more easily.