We checked the signal. The scaler is using a bad channel to read fast clock. Fortunately, we have 2 channel of fast clock in left arm gated scaler (The other one is T7). So the simplest way to solve this problem is to modify the SIS3801 control package, and make it reading timestamp from ch6(T7). Now the fast clock signal looks good in scaler ring buffer.