• Main INDEX
  • Monthly INDEX
  • PREV
  • NEXT

    User name Reitz

    Log entry time 15:27:32 on August 4,2001

    Entry number 69172

    This entry is a followup to: 69165

    keyword=Left Arm Helicity gates II

    About the or input of the philips gate generators:
    "the OR input is always logically OR'ed with the time base output"
    ...
    "This mode produces a GATE output equal to the width of the OR
    input or the preset time,whichever is greater"

    This all means: during the time, when the helicity scalers should
    have been inhibited, the scalers have both been counting,
    independend from the helicity state. So no H+ or H- counts
    during this time (this is what Nilanga has already noticed)
    and no triggering to put the Scaler numbers into the
    Fifos. That's why we haven't seen the scalers updating
    shortly after the run.