We fed the clock in the TDC which was also feeding the FPGA of the logic module generating the T5, it seems that generates a bias in the timing. So I used the clock of another of the fan board and the distribution looked flatter.