Make New Entry, Make Followup Entry
User name cshloka
Log entry time 23:38:28 on October28,2010
Entry number 337247
Followups:
keyword=Pion rejector mapping fixedThe cabling map provided by Jack and the deductions by Julie showed that the mapping of the prl-ADC hardware channels to the logical channels was incorrect. I changed the database and replayed runs 7437,7440,7451-7457, and 7639. The plot in figure 1 is as expected.
In figure 2, the 2nd plot is the cerenkov_sum plot w/o any cuts. In the 1st plot I have cut on events which have electrons in the pion rejectors. It is seen that these trigger the cerenkov.
The pion rejector troubles seem to be at an end.
FIGURE 1
FIGURE 2
