I gathered the busy signals from ROC 8 and 9 as well as from the ADCs in ROC 5. The F1TDC busy signal from the back plane was also put into the system busy. The Caen 1190A doesn't have a busy signal, but if the buffer is full it will cause the crate to read out which will make the crate busy.