After the HVs reduce, I analyzed the run#3053 and found that although ADC signals get weaker, ADC still show overfload and by looking at PRL, many electrons stay in pedestal peaks of Cer. As Alex suggested, we might have to move the ADC card to ROC4, which allows the card working in 13-bit mode.
Figure 1
Figure 2
Figure 3