












SRS
Stanford Research Systems
1290-D Reamwood Ave
Sunnyvale, CA 94089


Title		DG645 MOTHERBOARD: FPGA	
Size	B	Document Number	7-01871
Rev	D	Date	Friday, May 23, 2008
Sheet		3	of 16



Stanford Research Systems
1290-D Reamwood Ave
Sunnyvale, CA 94089

Life	DG645 MOTHERBOARD: 100MHZ TIMEBASE			
Size	B	Document Number	7-01871	Rev D
Date:	Thursday, May 22, 2008		Sheet	4 of 16






Stanford Research Systems
1290-D Reamwood Ave
Sunnyvale, CA 94089


little

Size B	Document Number 7-01871
-----------	----------------------------

Date: Thursday, May 22, 2008

16






Stanford Research Systems
1290-D Reamwood Ave
Sunnyvale, CA 94089



Title				DG645 MOTHERBOARD: AB VERNIER RAMPS			
Size		Document Number		Rev		D	
B		7-01871					
Date:		Wednesday, April 30, 2008		Sheet		8 of 16	





Stanford Research Systems
1290-D Reamwood Ave
Sunnyvale, CA 94089


Title: DG645 MOTHERBOARD: CD VERNIER RAMPs

Size	Document Number	Rev
B	7-01871	D

Date: Wednesday, April 30, 2008

Sheet 9 of 16


V_JITTER



Stanford Research Systems
1290-D Reamwood Ave
Sunnyvale, CA 94089



Title				DG645 MOTHERBOARD: EF VERNIER RAMPS			
Size		Document Number		Rev		D	
B		7-01871					
Date:		Friday, May 02, 2008		Sheet		10 of 16	



Stanford Research Systems
1290-D Reamwood Ave
Sunnyvale, CA 94089



Title		DG645 MOTHERBOARD: GH VERNIER RAMPs	
Size	B	Document Number	7-01871
Rev	D		
Date:	Wednesday, April 30, 2008	Sheet	11 of 16

Note:

Calibration for TAC:
Set DDS to 1.000MHz (Sync trigger)

Set T1 to 1.5us

Set T0 to lus - Tins - 10ns (produces 10ns pulse at U165.Q)


Adjust phase register in DDS to cross over phase (monitor Vjitter ADC)

Adjust Vjitter Cal for minimum deviation in T01_DUTY

For T0T1 cal use lus/1.01us


Scan across 10ns boundary

Set CAL DAC to minimize deviation in T01_DUTY



Stanford Research Systems
1290-D Reamwood Ave
Sunnyvale, CA 94089

Title		DG645 MOTHERBOARD: END OF DELAY AND WAVEFORM CONDITIONING - T01	
Size	Document Number	Rev	D
B	7-01871		
Date:	Thursday, May 22, 2008	Sheet	12 of 16




Stanford Research Systems
1290-D Reamwood Ave
Sunnyvale, CA 94089



Title		DG645 MOTHERBOARD: WAVEFORM CONDITIONING - EF & GH	
Size	B	Document Number	7-01871
Rev	D	Date:	Wednesday, April 30, 2008
Sheet	14	of	16

POWER SUPPLY INTERFACE



REV B Changes

- 1: Net "+2.5VA" @ BD803 => "+2.5VA"
- 2: FOOTPRINT FOR TLV3501 U615
- 3: PINOUT FOR MAX9913-SOT

REV C Changes

- 1: Added 10K @ ADC_R_IVL to detect "no board"

REV D Changes

- 1: Changed all 1u 1206 C (V < 5V) to 0603/16V
- 2: Corrected RS232 & Oscillator Part Numbers
- 3: Moved BDM and JTAG connectors
- 4: Changed C628 to 3.3n PP
- 5: Changed C691 to 220p
- 6: Changed R638 to 49.9 & R675 to 11.3k
- 7: Changed (non)paired MMBT3640 to (N)MMBT3906

- 8: Add clear on all EOD ff (from T0/1)

- 9: Add Temp monitor
- 10: Modify Vjitter ADC Monitor and assign DAC channel for Digital Control

- 11: "SyncB" between FPGA & uP (ADC Trigger)

- 12: Added PowerDown Detection
- 13: Added RAW Trigger_inhibit to FPGA
- 14: Removed 20MHz Osc - Added 3.3V 10MHz detectors


- 17: Changed End of delay timing to 25 ns (C159 = 82 p)
- 18: Balance Heat dissip in dif pair Q612
- 19: Added buffers for AD4002 SPI lines

NOTES:

- 1) All unmarked non-polarized caps are 0.1uF X7R 0603
- 2) All unmarked polarized caps are 2.2uF/tant/16V
- 3) All unmarked PNPs are dual MMT3906
- 4) All unmarked NPNs are MMBR5179
- 5) All unmarked RNs are 47x4D








Stanford Research Systems
1290-D Reamwood Ave
Sunnyvale, CA 94089

Title		DG645 MOTHERBOARD: POWER SUPPLY IO	
Size	B	Document Number	7-01871
Rev	D		
Date:		Thursday, May 22, 2008	Sheet 16 of 16



EXT TRIG INPUT
Zin = 1M+22pF

INTERFACE TO MOTHER-BOARD.
PIN #1 IS ON THE LEFT SIDE
(FACING FROM THE FRONT)
AND IS CLOSEST TO THE FRONT.

J101

HEAD40

1 -CS/ID

2 -SPI CLK

3 -SPI DI

4 -SPI DO

5 -VREF

6 -OUT MON

7 -TRIG

8 -TRIG

9 -TO

10 -TO

11 -AB

12 -AB

13 -CD

14 -CD

15 -EF

16 -EF

17 -GH

18 -GH

19 -TO

20 -TO

21 -AB

22 -AB

23 -CD

24 -CD

25 -EF

26 -EF

27 -GH

28 -GH

29 -TO

30 -TO

31 -AB

32 -AB

33 -CD

34 -CD

35 -EF

36 -EF

37 -GH

38 -GH

39 -TO

40 -TO

41 -AB

42 -AB

43 -CD

44 -CD

45 -EF

46 -EF

47 -GH

48 -GH

49 -TO

50 -TO

51 -AB

52 -AB

53 -CD

54 -CD

55 -EF

56 -EF

57 -GH

58 -GH

59 -TO

60 -TO

61 -AB

62 -AB

63 -CD

64 -CD

65 -EF

66 -EF

67 -GH

68 -GH

69 -TO

70 -TO

0-4.096V

10.0K

249

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

0-4.096V

10.0K

249

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

0-4.096V

10.0K

249

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K

10.0K


10.0K

10.0K

10.0K


10.0K

10.0K



ONE-OF-FIVE FRONT PANEL OUTPUT DRIVERS.
RESISTOR NETWORKS ARE CTS 742R SERIES.

STANFORD RESEARCH SYSTEMS			
Title			
DG645 DIGITAL DELAY: OUTPUT DRIVERS			
Size	Document Number	REV	
C	DG_DR2C	C	
Date:	April 29, 2008	Sheet	2 of 6



+15

L400

HIGH SPEED OUTPUT DRIVERS

C400 4.7U/25V

C401 4.7U/25V

L401

BEAD

C402 4.7U/25V

C403 .1U

L402

BEAD

U401 MAX9113

LVDS-CMOS

R402 2.00K

R403 2.00K

C404 .1U

R400 49.9

R401 49.9

C405 .1U

R404 8.06K

R405 8.06K

U400A LMC662

C406 1000P

U400B LMC662

R407 49.9

R408 49.9

R409 49.9

R410 49.9

R411 49.9

R412 24.9

R413 24.9

R414 200/1W

R415 200/1W

R416 249

R417 249

R418 100

R419 49.9

R420 3.01K

R421 499

R422 60.4

R423 4.99K

R424 499

R425 15.0

R426 24.9

R427 24.9

R428 10.0

R429 200/1W

R430 200/1W

R431 10.0

R432 20.0

R433 20.0

R434 49.9

R435 49.9

R436 49.9

R437 49.9

R438 49.9

R439 49.9

R440 49.9

R441 49.9

R442 49.9

R443 49.9

R444 49.9

R445 49.9

R446 49.9

R447 49.9

R448 49.9

R449 49.9

R450 49.9

R451 49.9

R452 49.9

R453 49.9

R454 49.9

R455 49.9

R456 49.9

R457 49.9

R458 49.9

R459 49.9

R460 49.9

R461 49.9

R462 49.9

R463 49.9

R464 49.9

R465 49.9

R466 49.9

R467 49.9

R468 49.9

R469 49.9

R470 49.9

R471 49.9

R472 49.9

R473 49.9

R474 49.9

R475 49.9

R476 49.9

R477 49.9

R478 49.9

R479 49.9

R480 49.9

R481 49.9

R482 49.9

R483 49.9

R484 49.9

R485 49.9

R486 49.9

R487 49.9

R488 49.9

R489 49.9

R490 49.9

R491 49.9

R492 49.9

R493 49.9

R494 49.9

R495 49.9

R496 49.9

R497 49.9

R498 49.9

R499 49.9

R500 49.9

R501 49.9

R502 49.9

R503 49.9

R504 49.9

R505 49.9

R506 49.9

R507 49.9

R508 49.9

R509 49.9

R510 49.9

R511 49.9

R512 49.9

R513 49.9

R514 49.9

R515 49.9

R516 49.9

R517 49.9

R518 49.9

R519 49.9

R520 49.9

R521 49.9

R522 49.9

R523 49.9

R524 49.9

R525 49.9

R526 49.9

R527 49.9

R528 49.9

R529 49.9

R530 49.9

R531 49.9

R532 49.9

R533 49.9

R534 49.9

R535 49.9

R536 49.9

R537 49.9

R538 49.9

R539 49.9

R540 49.9

R541 49.9

R542 49.9

R543 49.9

R544 49.9

R545 49.9

R546 49.9

R547 49.9

R548 49.9

R549 49.9

R550 49.9

R551 49.9

R552 49.9

R553 49.9

R554 49.9

R555 49.9

R556 49.9

R557 49.9

R558 49.9

R559 49.9

R560 49.9

R561 49.9

R562 49.9

R563 49.9

R564 49.9

R565 49.9

R566 49.9

R567 49.9

R568 49.9

R569 49.9

R570 49.9

R571 49.9

R572 49.9

R573 49.9

R574 49.9

R575 49.9

R576 49.9

R577 49.9

R578 49.9

R579 49.9

R580 49.9

R581 49.9

R582 49.9

R583 49.9

R584 49.9

R585 49.9

R586 49.9

R587 49.9

R588 49.9

R589 49.9

R590 49.9

R591 49.9

R592 49.9

R593 49.9

R594 49.9

R595 49.9

R596 49.9

R597 49.9

R598 49.9

R599 49.9

R600 49.9

R601 49.9

R602 49.9

R603 49.9

R604 49.9

R605 49.9

R606 49.9

R607 49.9

R608 49.9

R609 49.9

R610 49.9

R611 49.9

R612 49.9

R613 49.9

R614 49.9

R615 49.9

R616 49.9

R617 49.9

R618 49.9

R619 49.9

R620 49.9

R621 49.9

R622 49.9

R623 49.9

R624 49.9

R625 49.9

R626 49.9

R627 49.9

R628 49.9

R629 49.9

R630 49.9

R631 49.9

R632 49.9

R633 49.9

R634 49.9

R635 49.9

R636 49.9

R637 49.9

R638 49.9

R639 49.9

R640 49.9

R641 49.9

R642 49.9

R643 49.9

R644 49.9

R645 49.9

R646 49.9

R647 49.9

R648 49.9

R649 49.9

R650 49.9

R651 49.9

R652 49.9

R653 49.9

R654 49.9

R655 49.9

R656 49.9

R657 49.9

R658 49.9

R659 49.9

R660 49.9

R661 49.9

R662 49.9

R663 49.9

R664 49.9

R665 49.9

R666 49.9

R667 49.9

R668 49.9

R669 49.9

R670 49.9

R671 49.9

R672 49.9

R673 49.9

R674 49.9

R675 49.9

R676 49.9

R677 49.9

R678 49.9

R679 49.9

R680 49.9

R681 49.9

R682 49.9

R683 49.9

R684 49.9

R685 49.9

R686 49.9

R687 49.9


R688 49.9

R689 49.9

R690 49.9


R691 49.9

R692 49.9



ONE-OF-FIVE FRONT PANEL OUTPUT DRIVERS.
RESISTOR NETWORKS ARE CTS 742R SERIES.

STANFORD RESEARCH SYSTEMS			
Title D6645 DIGITAL DELAY: OUTPUT DRIVERS			
Size	Document Number	DG_DR5C	REV
C	C	C	C
Date:	April 29, 2008	Sheet	5 of 6




FRONT PANEL OUTPUT. SOURCE IMPEDANCE IS 50 OHMS.
TERMINATE OUTPUT WITH 50 OHM LOAD.
OUTPUT OFFSET RANGE IS -2V TO +2V.
OUTPUT LEVELS DOUBLE WHEN UNTERMINATED.
TRANSITION TIMES ARE <1.0ns.




OFFSET AND SCALE OUTPUT TO MATCH ADC RANGE
RANGE OF INPUT IS -4.096V TO +12.288V (UNTERMINATED)
RANGE OF OUTPUTS IS 0V TO +4.096V.

ONE-OF-FIVE FRONT PANEL OUTPUT DRIVERS.
RESISTOR NETWORKS ARE CTS 742R SERIES.

STANFORD RESEARCH SYSTEMS		
Title	DG545 DIGITAL DELAY: OUTPUT DRIVERS	
Size	Document Number	REV
C	DG_DR6C	C
Date:	April 29, 2008	Sheet 6 of 6







COMPONENTS SHOWN ON THIS SCHEMATIC ARE LOCATED ON THE VERTICAL PCB OF THE 8-CHANNEL OUTPUT (OPT 1).






COMPONENTS SHOWN IN THIS SCHEMATIC
ARE LOCATED ON THE THREE HORIZONTAL
PCBs ATTACHED TO THE REAR PANEL.

STANFORD RESEARCH SYSTEMS			
Title	DC545 DELAY GENERATOR: 8-CHANNEL REAR PANEL		
Size	Document Number	DG-RP2C	REV
	C		C
Date:	March 21, 2008	Sheet	2 of 2







COMPONENTS SHOWN IN THIS SCHEMATIC
ARE LOCATED ON THE THREE HORIZONTAL
PCBS OF THE COMBINATORIAL LOGIC OPTION.

STANFORD RESEARCH SYSTEMS		
Title	DG645 DELAY GENERATOR: COMBINATORIAL OUTPUTS	
Size	Document Number	REV
C	DG CB2B	B
Date:	March 25, 2008	Sheet 2 of 2