




## BSS84 / BSS110 P-Channel Enhancement Mode Field Effect Transistor

### General Description

These P-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, high cell density, DMOS technology. This very high density process is designed to minimize on-state resistance, provide rugged and reliable performance and fast switching. They can be used, with a minimum of effort, in most applications requiring up to 0.17A DC and can deliver pulsed currents up to 0.68A. This product is particularly suited to low voltage applications requiring a low current high side switch.

### Features

- BSS84: -0.13A, -50V.  $R_{DS(ON)} = 10\Omega$  @  $V_{GS} = -5V$ .  
BSS110: -0.17A, -50V.  $R_{DS(ON)} = 10\Omega$  @  $V_{GS} = -10V$
- Voltage controlled p-channel small signal switch.
- High density cell design for low  $R_{DS(ON)}$ .
- High saturation current.



### Absolute Maximum Ratings

$T_A = 25^\circ\text{C}$  unless otherwise noted

Symbol	Parameter	BSS84	BSS110	Units
$V_{DSS}$	Drain-Source Voltage	-50		V
$V_{DGR}$	Drain-Gate Voltage ( $R_{GS} \leq 20\text{ K}\Omega$ )	-50		V
$V_{GSS}$	Gate-Source Voltage - Continuous	$\pm 20$		V
$I_D$	Drain Current - Continuous @ $T_A = 30/35^\circ\text{C}$	-0.13	-0.17	A
	- Pulsed @ $T_A = 25^\circ\text{C}$	-0.52	-0.68	
$P_D$	Maximum Power Dissipation $T_A = 25^\circ\text{C}$	0.36	0.63	W
$T_J, T_{STG}$	Operating and Storage Temperature Range	-55 to 150		$^\circ\text{C}$
$T_L$	Maximum lead temperature for soldering purposes, 1/16" from case for 10 seconds	300		$^\circ\text{C}$

### THERMAL CHARACTERISTICS

$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	350	200	$^\circ\text{C/W}$
-----------------	---	-----	-----	--------------------

**ELECTRICAL CHARACTERISTICS** ( $T_A = 25^\circ\text{C}$  unless otherwise noted)

Symbol	Parameter	Conditions	Type	Min	Typ	Max	Units
OFF CHARACTERISTICS							
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> = 0 V, I <sub>D</sub> = -250 μA	All	-50			V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = -50 V, V <sub>GS</sub> = 0 V	All			-15	μA
		T <sub>J</sub> = 125°C				-60	μA
		V <sub>DS</sub> = -25 V, V <sub>GS</sub> = 0 V				-0.1	μA
I <sub>GSSR</sub>	Gate - Body Leakage, Reverse	V <sub>GS</sub> = -20 V, V <sub>DS</sub> = 0 V	All			-10	nA
ON CHARACTERISTICS (Note 1)							
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = -1 mA	All	-0.8	-1.75	-2	V
R <sub>DS(on)</sub>	Static Drain-Source On-Resistance	V <sub>GS</sub> = -5V, I <sub>D</sub> = -0.10 A	BSS84		3.2	10	Ω
		V <sub>GS</sub> = -10 V, I <sub>D</sub> = -0.17 A	BSS110		2.2	10	
g <sub>FS</sub>	Forward Transconductance	V <sub>DS</sub> = -25 V, I <sub>D</sub> = -0.10A	BSS84	0.05	0.27		S
		V <sub>DS</sub> = -10 V, I <sub>D</sub> = -0.17 A	BSS110	0.05	0.29		
DYNAMIC CHARACTERISTICS							
C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> = -25 V, V <sub>GS</sub> = 0 V, f = 1.0 MHz	BSS84		37	45	pF
			BSS110		37	40	
C <sub>oss</sub>	Output Capacitance		All		16	25	pF
C <sub>rss</sub>	Reverse Transfer Capacitance		All		5	12	pF
SWITCHING CHARACTERISTICS (Note 1)							
t <sub>D(on)</sub>	Turn - On Delay Time	V <sub>DD</sub> = -30 V, I <sub>D</sub> = -0.27 A, V <sub>GS</sub> = -10 V, R <sub>GEN</sub> = 50 Ω	All			12	nS
t <sub>r</sub>	Turn - On Rise Time		All			50	nS
t <sub>D(off)</sub>	Turn - Off Delay Time		All			10	nS
t <sub>f</sub>	Turn - Off Fall Time		All			25	nS
DRAIN-SOURCE DIODE CHARACTERISTICS							
I <sub>S</sub>	Continuous Source Diode Current		BSS84			-0.13	A
			BSS110			-0.17	
I <sub>SM</sub>	Maximum Pulsed Source Diode Current (Note 1)		BSS84			-0.52	A
			BSS110			-0.68	
V <sub>SD</sub>	Drain-Source Diode Forward Voltage	V <sub>GS</sub> = 0 V, I <sub>S</sub> = -0.26 A (Note 1)	BSS84		-0.95	-1.2	V
		V <sub>GS</sub> = 0 V, I <sub>S</sub> = -0.34 A (Note 1)	BSS110		-1	-1.2	

Note:

1. Pulse Test: Pulse Width  $\leq 300\text{ }\mu\text{s}$ , Duty Cycle  $\leq 2.0\%$ .

## Typical Electrical Characteristics




Figure 1. On-Region Characteristics




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage




Figure 3. On-Resistance Variation with Temperature




Figure 4. On-Resistance Variation with Drain Current and Temperature




Figure 5. Transfer Characteristics






Figure 6. Gate Threshold Variation with Temperature


## Typical Electrical Characteristics (continued)




**Figure 7. Breakdown Voltage Variation with Temperature**




**Figure 8. Body Diode Forward Voltage Variation with Source Current and Temperature**




**Figure 9. Capacitance Characteristics**



**Figure 10. Gate Charge Characteristics**




**Figure 11. Switching Test Circuit**




**Figure 12. Switching Waveforms**


## Typical Electrical Characteristics (continued)



**Figure 13. Transconductance Variation with Drain Current and Temperature**



**Figure 14. Maximum Safe Operating Area**





**Figure 15. Transient Thermal Response Curve**

Note : Characterization performed using a circuit board with  $175^\circ\text{C/W}$  typical case-to-ambient thermal resistance.

## TO-92 Package Dimensions



### TO-92; TO-18 Reverse Lead Form (J35Z Option) (FS PKG Code 92, 94, 96)




Scale 1:1 on letter size paper

Dimensions shown below are in:  
inches [millimeters]

Part Weight per unit (gram): 0.22

TO-92(92,94,96,97\*,98\*);  
TO-18 REVERSE LEADFORM  
(J35Z)




**Note:** All package 97 or 98 transistors are leadformed to this configuration prior to bulk shipment. Order L34Z option if in-line leads are preferred on package 97 or 98.

\* Standard Option on 97 & 98 package code

# SOT-23 Tape and Reel Data and Package Dimensions



**SOT-23 Packaging Configuration: Figure 10**




**Packaging Description:**

SOT-23 parts are shipped in tape. The carrier tape is made from a dissipative (carbon filled) polycarbonate resin. The cover tape is a multilayer film (Heat Activated Adhesive in nature) primarily composed of polyester film, adhesive layer, sealant, and anti-static sprayed agent. These reeled parts in standard option are shipped with 3,000 units per 7" or 177cm diameter reel. The reels are dark blue in color and is made of polystyrene plastic (anti-static coated). Other option comes in 10000 units per 13" or 330cm diameter reel. This and some other options are described in the Packaging Information table.

These full reels are individually labeled and placed inside a standard intermediate made of recyclable corrugated brown paper with a Fairchild logo printing. One pizza box contains eight reels maximum. And these intermediate boxes are placed inside a labeled shipping box which comes in different sizes depending on the number of parts shipped.

SOT-23 Packaging Information		
Packaging Option	Standard (no flow code)	D87Z
Packaging type	TNR	TNR
Qty per Reel/Tube/Bag	3,000	10,000
Reel Size	7" Dia	13"
Box Dimension (mm)	187x107x183	343x343x64
Max qty per Box	24,000	30,000
Weight per unit (gm)	0.0082	0.0082
Weight per Reel (kg)	0.1175	0.4006
Note/Comments		


**SOT-23 Unit Orientation**




**Human Readable Label sample**



Human readable Label




**SOT-23 Tape Leader and Trailer Configuration: Figure 20**



## SOT-23 Tape and Reel Data and Package Dimensions, continued


### SOT-23 Embossed Carrier Tape

Configuration: Figure 3.0




Dimensions are in millimeter														
Pkg type	A0	B0	W	D0	D1	E1	E2	F	P1	P0	K0	T	Wc	Tc
SOT-23 (8mm)	3.15 +/-0.10	2.77 +/-0.10	8.0 +/-0.3	1.55 +/-0.05	1.125 +/-0.125	1.75 +/-0.10	6.25 min	3.50 +/-0.05	4.0 +/-0.1	4.0 +/-0.1	1.30 +/-0.10	0.228 +/-0.013	5.2 +/-0.3	0.06 +/-0.02


Notes: A0, B0, and K0 dimensions are determined with respect to the EIA/Jedec RS-481 rotational and lateral movement requirements (see sketches A, B, and C).



Sketch A (Side or Front Sectional View)  
Component Rotation




Sketch B (Top View)  
Component Rotation



Sketch C (Top View)  
Component lateral movement

### SOT-23 Reel Configuration: Figure 4.0





Dimensions are in inches and millimeters									
Tape Size	Reel Option	Dim A	Dim B	Dim C	Dim D	Dim N	Dim W1	Dim W2	Dim W3 (LSL-USL)
8mm	7" Dia	7.00 177.8	0.059 1.5	512 +0.020/-0.008 13 +0.5/-0.2	0.795 20.2	2.165 55	0.331 +0.059/-0.000 8.4 +1.5/0	0.567 14.4	0.311 - 0.429 7.9 - 10.9
8mm	13" Dia	13.00 330	0.059 1.5	512 +0.020/-0.008 13 +0.5/-0.2	0.795 20.2	4.00 100	0.331 +0.059/-0.000 8.4 +1.5/0	0.567 14.4	0.311 - 0.429 7.9 - 10.9



## SOT-23 Tape and Reel Data and Package Dimensions, continued


### SOT-23 (FS PKG Code 49)



Scale 1:1 on letter size paper

Dimensions shown below are in:  
inches [millimeters]

Part Weight per unit (gram): 0.0082



NOTE : UNLESS OTHERWISE SPECIFIED

1. STANDARD LEAD FINISH 150 MICROINCHES / 3.81 MICROMETERS  
MINIMUM TIN / LEAD (SOLDER) ON ALLOY 42
2. REFERENCE JEDEC REGISTRATION TO-236, VARIATION AB, ISSUE G, DATED JUL 1993

## TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™  
CoolFET™  
CROSSVOLT™  
E<sup>2</sup>CMOS™  
FACT™  
FACT Quiet Series™  
FAST®  
FASTr™  
GTO™  
HiSeC™

ISOPLANAR™  
MICROWIRE™  
POP™  
PowerTrench®  
QFET™  
QS™  
Quiet Series™  
SuperSOT™-3  
SuperSOT™-6  
SuperSOT™-8

SyncFET™  
TinyLogic™  
UHC™  
VCX™

## DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

## LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

## PRODUCT STATUS DEFINITIONS

### Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

This datasheet has been downloaded from:

[www.DatasheetCatalog.com](http://www.DatasheetCatalog.com)

Datasheets for electronic components.