Motorola Semiconductor Application Note

AN1820

Software I²C Communications

By Brad Bierschenk MMD Applications Engineering Austin, Texas

Introduction

The I²C (inter-integrated circuit) protocol is a 2-wire serial communications interface, implemented on numerous microcontrollers and peripheral devices. Many MCUs (microcontroller units) do not have an I²C module, yet they are required to communicate to 2-wire, or I²C, devices.

This application note describes a method of communicating on an I²C bus by controlling digital input/output (I/O) pins. This "bit-banged" method can be implemented on any Motorola MCU.

I²C Overview

 I^2C is a 2-wire communications link, requiring a clock line (SCK) and a data line (SDA) to communicate. The frequency of the I^2C clock can go up to 100 Kbits per second for standard mode, and up to 400 Kbits per second for fast mode.

An I²C bus has both master devices and slave devices attached to it. A master is defined as a device which initiates a transfer, generates clock signals, and terminates a transfer. A slave device is simply a device

AN1820



© Motorola, Inc., 1999

For More Information On This Product, Go to: www.freescale.com

Application Note

addressed by a master. I^2C provides for multiple masters on the same bus. The I^2C also provides some error checking by acknowledgment bits during byte transfers.

The application presented in this document illustrates a limited version of the I²C specification. It is not intended to implement all the features of an I²C bus. It only provides the basic functionality required to transmit as a master device to slave devices through a 2-wire interface. The advantage of this method is it uses standard digital input/output pins available on any Motorola MCU.

The application presented here provides the following functionality:

- 7-bit addressing
- Single master transmitter
- Multiple data bytes within a serial transfer
- Serial clock frequency of approximately 28 kHz (arbitrary)
- Acknowledgment polling for error checking

By controlling two digital I/O pins, one can simulate an I²C transfer. When the I/O pins are CMOS and not open-drain, some safegaurds have to be implemented. A series resistor should be used between the CMOS output pin and the receiver's input pin. This will provide some current limiting should the two devices attempt to output conflicting logic levels.

The other consideration is supporting a logic high for any open-drain receiver pins. A pullup resistor can be used at the receiver's open-drain pin to passively pullup to the supply voltage, when the pin is not being actively driven low. This pullup resistor should be carefully chosen, so that when the master pin drives low, a valid $V_{\rm IL}$ level is presented to the I²C receiver's pin.


The diagram shown in **Figure 1** illustrates a way to connect digital I/O pins to an external I²C receiver device. In this case, a MC68HC705J1A microcontroller is connected to a Maxim MAX517 DAC (Digital-to-Analog Converter). The MAX517 has a 2-wire interface that is I²C compatible. The MC68HC705J1A has CMOS bidirectional input/output

AN1820

pins. When connected as shown, successful I²C communications can be made to the external IC.

An I²C transfer is composed of specific stages, defined by the states of the two wires. **Figure 2** shows the timing between the clock and data lines. To signal the beginning of a transmission, a START condition is presented to the bus. This START condition is indicated by a falling edge on SDA, while SCK is held high.

Once the START condition has been driven, the master device places a 7-bit address on the bus, with its most significant bit first. This address corresponds to the address of the I^2C device the transfer is intended for. The eighth bit following the 7-bit address can be high or low, depending on whether it is a "read" or "write" operation.








Figure 2. Example of I²C Transfer Timing

As with all bytes transferred on the I²C bus, a ninth clock cycle is used as an acknowledgment. The SDA line is read during this ninth clock cycle and signifies whether or not the byte is acknowledged. The receiver will drive the SDA line low during the ninth clock cycle if it acknowledges the byte transmission.

Any number of data bytes can follow the address byte, each composed of eight data bits and a ninth acknowledge bit. To end a transfer, a STOP condition is imposed on the I²C bus. The STOP condition is indicated by a rising edge on SDA, while the SCK line is held high.

NOTE: To avoid unwanted START or STOP conditions, the software must transition the SDA pin only while the SCK line is held low.

A listing of assembly code that shows a specific implementation of I^2C in software follows this text. This application does require some software overhead, but is somewhat interruptible as the I^2C bus is completely synchronous. An implementation that requires less software overhead could be created using a more automated timing source, such as a free-running counter or real-time interrupt.

The code shows how a MC68HC705J1A microcontroller can be connected to an I^2C peripheral, in this case a Maxim MAX517 DAC. The software continuously sends a write command to the DAC, ramping the digital value for the DAC from \$00 to \$FF and back down again. This creates a triangular wave at the output of the DAC.

The point is not to show a completely useful DAC application, but to illustrate the use of digital input/output pins as an I^2C master device.

AN1820

MOTOROLA

Code Listings

* -=-=-=- * TRIANGI			-=-=-=-=-=-=-=-=-=-=-=-=-=-
* -=-=-	-=-=-=		-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=
* Target	: 705J	t of I2C bit-banging 1A l Bierschenk, MMD App	
		Maxim I ² C DAC IC, MA	-=-=-=-=-=-=-=-=-=-=-=-=-=-=
		e interface" (anothe:	
Digita] \$FF, ar	l to A nd bac	ntinuously sends 8-b nalog IC, incrementi k down again. This c aveform at the outpu	ng from \$00 to reates a
complet	cely a	uency is approximate rbitrary.	ly 28 kHz. This is
Assemb			
AMSPACE OMSPACE ORTA ORTB DDRA DDRB	EQU EQU EQU EQU EQU	\$C0 \$300 \$00 \$01 \$04	<pre>;RAM start address ;EPROM start address ;Port A ;Port B ;Data direction A ;Data direction B</pre>
Need a	clock	lines on Port A pin (SCL) and data (SDA	
SCL E SDA E	QU	0	;Serial clock ;Serial data
ACADDR	EQU	\$2C	;Slave address of DAC
RAM Va	riable	: :S	
		ORG RAMSPACE	
BitCounte Value Direction	RMB	1	;Used to count bits in a Tx ;Used to store data value ;Indicates increment or ;decrement
Start o	of pro	gram code	
01 01 Start:	RG	ROMSPACE	;Start of EPROM
; : C: C:	LR LR	alize variables Value BitCounter Direction	;Clear all RAM variables
; : Ll S'	Setup	parallel ports #\$03 PORTA DDRA	;PA0 and PA1 as outputs ;driven high to start

AN1820

Application Note

TxLoop			
		Direction GoUp	;Increment or decrement?
GoDown	:		
	LDA BNE	Value GD2	;Decrement ;Change direction if needed
	CLR	Direction	, change arreetion if neede
GD2:	BRA	SendIt	
302.		Value	;Decrement the data value
	BRA	SendIt	
GoUp:	LDA	Value	;Increment
	CMP BNE	#\$FF	;Change direction if needed
	BNE INC	GU2 Direction	;Increment the data value
	BRA	SendIt	
GU2:	INC	Value	
* * Send	the T ²	C transmission, inclu	ding START, address.
	0110 1		
* data	, and S	TOP	
* data *	, and S	TOP 	
* data *	, and S : ;STAR1	condition	
* data *	, and S : ;STAR1		Give START condition;
* data *	, and S : ;START JSR	' condition I2CStartBit	;Give START condition 7-bit address + 0 as LSbit
* data *	, and S ; ;STARI JSR ;ADDRE LDA	' condition I2CStartBit	7-bit address + 0 as LSbit ;Slave device address
* data * SendIt	, and S ; STARI JSR ; ADDRE LDA ASLA	' condition I2CStartBit SS byte, consists of #DACADDR	7-bit address + 0 as LSbit ;Slave device address ;Need this to align address
* data *	, and S ; STARI JSR ; ADDRE LDA ASLA JSR	' condition I2CStartBit SS byte, consists of #DACADDR I2CTxByte	7-bit address + 0 as LSbit ;Slave device address
* data *	, and S ; STARI JSR ; ADDRE LDA ASLA JSR ; DATA	' condition I2CStartBit SS byte, consists of #DACADDR I2CTxByte bytes	7-bit address + 0 as LSbit ;Slave device address ;Need this to align address ;Send the eight bits
* data *	, and S ; STARI JSR ; ADDRE LDA ASLA JSR ; DATA LDA	' condition I2CStartBit SS byte, consists of #DACADDR I2CTxByte bytes #\$00	7-bit address + 0 as LSbit ;Slave device address ;Need this to align address
* data *	, and S ; STARI JSR ; ADDRE LDA ASLA JSR ; DATA LDA JSR	condition I2CStartBit SS byte, consists of #DACADDR I2CTxByte bytes #\$00 I2CTxByte	7-bit address + 0 as LSbit ;Slave device address ;Need this to align address ;Send the eight bits ;\$00 is command byte for D ;Send the 8 bits
* data *	, and S ; STARI JSR ; ADDRE LDA ASLA JSR ; DATA LDA JSR LDA	' condition I2CStartBit SSS byte, consists of #DACADDR I2CTxByte bytes #\$00 I2CTxByte Value	<pre>7-bit address + 0 as LSbit ;Slave device address ;Need this to align addres ;Send the eight bits ;\$00 is command byte for D. ;Send the 8 bits ;Value is value to set DAC</pre>
* data *	, and S ; STARI JSR ; ADDRE LDA ASLA JSR ; DATA LDA JSR LDA JSR	' condition I2CStartBit SS byte, consists of #DACADDR I2CTxByte bytes #\$00 I2CTxByte Value I2CTxByte	<pre>7-bit address + 0 as LSbit ;Slave device address ;Need this to align addres ;Send the eight bits ;\$00 is command byte for D.</pre>
* data *	, and S ; STARI JSR ; ADDRE LDA ASLA JSR ; DATA LDA JSR LDA JSR ; STOP	condition I2CStartBit SS byte, consists of #DACADDR I2CTxByte bytes #\$00 I2CTxByte Value I2CTxByte condition	<pre>7-bit address + 0 as LSbit ;Slave device address ;Need this to align addres ;Send the eight bits ;\$00 is command byte for D. ;Send the 8 bits ;Value is value to set DAC ;Send it</pre>
* data *	, and S ; STARI JSR ; ADDRE LDA ASLA JSR ; DATA LDA JSR LDA JSR	' condition I2CStartBit SS byte, consists of #DACADDR I2CTxByte bytes #\$00 I2CTxByte Value I2CTxByte	<pre>7-bit address + 0 as LSbit ;Slave device address ;Need this to align addres ;Send the eight bits ;\$00 is command byte for D. ;Send the 8 bits ;Value is value to set DAC</pre>
* data *	, and S ; STARI JSR ; ADDRE LDA ASLA JSR ; DATA LDA JSR LDA JSR ; STOP JSR JSR	<pre>' condition I2CStartBit SS byte, consists of #DACADDR I2CTxByte bytes #\$00 I2CTxByte Value I2CTxByte condition I2CStopBit I2CBitDelay</pre>	<pre>7-bit address + 0 as LSbit ;Slave device address ;Need this to align addres ;Send the eight bits ;\$00 is command byte for D. ;Send the 8 bits ;Value is value to set DAC ;Send it ;Give STOP condition ;Wait a bit</pre>
* data *	, and S ; STARI JSR ; ADDRE LDA ASLA JSR ; DATA LDA JSR LDA	' condition I2CStartBit SSS byte, consists of #DACADDR I2CTxByte bytes #\$00 I2CTxByte Value	<pre>7-bit address + 0 as LSbit ;Slave device address ;Need this to align addres ;Send the eight bits ;\$00 is command byte for I ;Send the 8 bits ;Value is value to set DAG</pre>
* data *	, and S ; STARI JSR ; ADDRE LDA ASLA JSR ; DATA LDA JSR LDA JSR ; STOP JSR JSR	<pre>' condition I2CStartBit SS byte, consists of #DACADDR I2CTxByte bytes #\$00 I2CTxByte Value I2CTxByte condition I2CStopBit I2CBitDelay</pre>	<pre>7-bit address + 0 as LSbit ;Slave device address ;Need this to align addres ;Send the eight bits ;\$00 is command byte for D ;Send the 8 bits ;Value is value to set DAC ;Send it ;Give STOP condition ;Wait a bit</pre>
* data *	, and S ; STARI JSR ; ADDRE LDA ASLA JSR ; DATA LDA JSR LDA JSR ; STOP JSR	<pre>' condition I2CStartBit SS byte, consists of #DACADDR I2CTxByte bytes #\$00 I2CTxByte Value I2CTxByte condition I2CStopBit</pre>	<pre>7-bit address + 0 as LSbit ;Slave device address ;Need this to align addres ;Send the eight bits ;\$00 is command byte for D ;Send the 8 bits ;Value is value to set DAC ;Send it ;Give STOP condition</pre>
* data * SendIt	, and S ; STARI JSR ; ADDRE LDA ASLA JSR ; DATA LDA JSR LDA JSR ; STOP JSR JSR BRA	<pre>' condition I2CStartBit SS byte, consists of #DACADDR I2CTxByte bytes #\$00 I2CTxByte Value I2CTxByte condition I2CStopBit I2CBitDelay TxLoop</pre>	<pre>7-bit address + 0 as LSbit ;Slave device address ;Need this to align addres ;Send the eight bits ;\$00 is command byte for D ;Send the 8 bits ;Value is value to set DAC ;Send it ;Give STOP condition ;Wait a bit ;Repeat</pre>
* data * SendIt ;-=-=- ; 12CT:	, and S , STARI JSR ; ADDRE LDA ASLA JSR ; DATA LDA JSR LDA JSR ; STOP JSR JSR BRA =========	<pre>' condition I2CStartBit SS byte, consists of #DACADDR I2CTxByte bytes #\$00 I2CTxByte Value I2CTxByte condition I2CStopBit I2CBitDelay TxLoop</pre>	<pre>7-bit address + 0 as LSbit ;Slave device address ;Need this to align addres ;Send the eight bits ;\$00 is command byte for D. ;Send the 8 bits ;Value is value to set DAC ;Send it ;Give STOP condition ;Wait a bit ;Repeat</pre>
* data * SendIt ; 12CT ; Trans ; (Acc	, and S , STARI JSR ; ADDRE LDA ASLA JSR ; DATA LDA JSR LDA JSR LDA JSR STOP JSR BRA ======= xByte smit th	<pre>' condition I2CStartBit SS byte, consists of #DACADDR I2CTxByte bytes #\$00 I2CTxByte Value I2CTxByte condition I2CStopBit I2CBitDelay TxLoop </pre>	<pre>7-bit address + 0 as LSbit ;Slave device address ;Need this to align addres ;Send the eight bits ;\$00 is command byte for D ;Send the 8 bits ;Value is value to set DAC ;Send it ;Give STOP condition ;Wait a bit ;Repeat ====================================</pre>
* data * SendIt ; 12CT ; Trans ; (Acc ; Must	, and S , STARI JSR ; ADDRE LDA ASLA JSR ; DATA LDA JSR LDA JSR ; STOP JSR BRA =-=-== xByte smit th will n be car	<pre>' condition I2CStartBit SS byte, consists of #DACADDR I2CTxByte bytes #\$00 I2CTxByte Value I2CTxByte condition I2CStopBit I2CBitDelay TxLoop </pre>	<pre>7-bit address + 0 as LSbit ;Slave device address ;Need this to align addres ;Send the eight bits ;\$00 is command byte for D. ;Send the 8 bits ;Value is value to set DAC ;Send it ;Give STOP condition ;Wait a bit ;Repeat ====================================</pre>

MOTOROLA

I2CNex	+Bi+·		
TZCHEN	ROLA		;Shift MSbit into Carry
	BCC	SendLow	;Send low bit or high bit
SendHi	gh:		2
	BSET	SDA, PORTA	;Set the data bit value
	JSR	I2CSetupDelay	;Give some time for data
setup			
	BSET	SCL, PORTA	;Clock it in
	JSR	I2CBitDelay	;Wait a bit
~ 1-	BRA	I2CTxCont	;Continue
SendLo			
	BCLR	SDA, PORTA	
	JSR	I2CSetupDelay	
	BSET	SCL, PORTA	
TOCTAC	JSR opt:	I2CBitDelay	
I2CTxC	BCLR	SCL, PORTA	;Restore clock to low state
	DEC	BitCounter	Decrement the bit counter
	BEQ	I2CAckPoll	;Last bit?
	BRA	I2CNextBit	HAST DIT:
I2CAck		IZCHEAUDIU	
IZCACA.	BSET	SDA, PORTA	
	BCLR	SDA, DDRA	;Set SDA as input
	JSR	I2CSetupDelay	Voet box as input
	BSET	SCL, PORTA	;Clock the line to get ACK
	JSR	I2CBitDelay	, eroen ene rine to get nen
	BRSET	SDA, PORTA, I2CNoAck	;Look for ACK from slave
	211021	2211, 201111, 2201011011	device
	BCLR	SCL, PORTA	Restore clock line
	BSET	SDA, DDRA	;SDA back as output
	RTS		-
	·No og		from alore dorei ao
		knowledgment received error action can be p	
		ow, just restore the	
I2CNoA			545
12011011	BCLR	SCL, PORTA	
	BSET		
	RTS		
			=-=-=-=-=-=-=-=-=-=-=
		dition is defined as	a falling edge
		e SCL is high	
-		-=-=-=-=-=-=-=-=-=-	
I2CSta			
	BCLR	SDA, PORTA	
	JSR	I2CBitDelay	
	BCLR	SCL, PORTA	
	RTS		
-			
		ition is defined as a	rising eage
		e SCL is high	
		=-=-=-=-=-=-=-	
I2CSto	BCLR	SDA, PORTA	
	BSET	SCL, PORTA	
	BSET	SDA, PORTA	
	JSR	I2CBitDelay	
	RTS	- 2 CD - CD C + CA y	
	1(10)		

AN1820

MOTOROLA

Application Note

; SDA to stak ; Completely	oilize in sl arbitrary d	=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
;-=-=-=-=== I2CSetupDelay NOP NOP RTS		
; SCL frequer	ncy	approximately) the desired ry (16 cycles)
* * Vector Defi *	nitions	
ORG FDB	\$07FE Start	;Reset vector

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights or the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death masociated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and \widehat{A} are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution, P.O. Box 5405, Denver, Colorado 80217, 1-303-675-2140 or 1-800-441-2447. Customer Focus Center, 1-800-521-6274

JAPAN: Motorola Japan Ltd.; SPS, Technical Information Center, 3-20-1, Minami-Azabu, Minato-ku, Tokyo, 106-8573 Japan. 81-3-3440-8573

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Centre, 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong. 852-26668334

Mfax[™], Motorola Fax Back System: RMFAX0@email.sps.mot.com; http://sps.motorola.com/mfax/; TOUCHTONE, 1-602-244-6609; US and Canada ONLY, 1-800-774-1848

HOME PAGE: http://motorola.com/sps/

Mfax is a trademark of Motorola, Inc.



© Motorola, Inc., 1999

AN1820/D

For More Information On This Product, Go to: www.freescale.com