MPR121 Serial Communication

INTRODUCTION

The MPR121 uses an I^{2}C Serial Interface. The I^{2}C protocol implementation and the specifics of communicating with the Touch Sensor Controller are detailed in this application note.

SERIAL-ADDRESSING

The MPR121 operates as a slave that sends and receives data through an I^{2}C 2-wire interface. The interface uses a Serial Data Line (SDA) and a Serial Clock Line (SCL) to achieve bi-directional communication between master(s) and slave(s). A master (typically a microcontroller) initiates all data transfers to and from the MPR121, and it generates the SCL clock that synchronizes the data transfer.

The MPR121 SDA line operates as both an input and an open-drain output. A pull-up resistor, typically 4.7 kΩ, is required on SDA. The MPR121 SCL line operates only as an input. A pull-up resistor, typically 4.7 kΩ, is required on SCL if there are multiple masters on the 2-wire interface, or if the master in a single-master system has an open-drain SCL output.

Each transmission consists of a START condition (Figure 1) sent by a master, followed by the MPR121's 7-bit slave address plus R/$\overline{W}$ bit, a register address byte, one or more data bytes, and finally a STOP condition.



Figure 1. Wire Serial Interface Timing Details

START AND STOP CONDITIONS

Both SCL and SDA remain high when the interface is not busy. A master signals the beginning of a transmission with a START (S) condition by transitioning SDA from high to low while SCL is high. When the master has finished communicating with the slave, it issues a STOP (P) condition by transitioning SDA from low to high while SCL is high. The bus is then free for another transmission.



Figure 2. Start and Stop Conditions

BIT TRANSFER

One data bit is transferred during each clock pulse (Figure 3). The data on SDA must remain stable while SCL is high.



Figure 3. Bit Transfer

ACKNOWLEDGE

The acknowledge bit is a clocked 9th bit (Figure 4) which the recipient uses to handshake receipt of each byte of data. Thus each byte transferred effectively requires 9 bits. The master generates the 9th clock pulse, and the recipient pulls down SDA during the acknowledge clock pulse, such that the SDA line is stable low during the high period of the clock pulse. When the master is transmitting to the MPR121, the MPR121 generates the acknowledge bit, since the MPR121 is the recipient. When the MPR121 is transmitting to the master, the master generates the acknowledge bit, since the master is the recipient.



Figure 4. Acknowledge

THE SLAVE ADDRESS

The MPR121 has a 7-bit long slave address (Figure 5). The bit following the 7-bit slave address (bit eight) is the R/$\overline{W}$ bit, which is low for a write command and high for a read command.



Figure 5. Slave Address

The MPR121 monitors the bus continuously, waiting for a START condition followed by its slave address. When a MPR121 recognizes its slave address, it acknowledges and is then ready for continued communication.

The MPR121 slave addresses are show in Table 1.

Table 1.

ADDR Pin Connection	I^2C Address
VDD	0x4C
VSS	0x4D
SDA	0x4E
SCL	0x4F

MESSAGE FORMAT FOR WRITING THE MPR121

A write to the MPR121 comprises the transmission of the MPR121's keyscan slave address with the R/$\overline{W}$ bit set to 0, followed by at least one byte of information. The first byte of information is the command byte. The command byte determines which register of the MPR121 is to be written by the next byte, if received. If a STOP condition is detected after the command byte is received, the MPR121 takes no further action (Figure 6) beyond storing the command byte. Any bytes received after the command byte are data bytes.



Figure 6. Command Byte Received

Any bytes received after the command byte are data bytes. The first data byte goes into the internal register of the MPR121 selected by the command byte (Figure 7).



Figure 7. Command and Single Data Byte Received

If multiple data bytes are transmitted before a STOP condition is detected, these bytes are generally stored in subsequent MPR121 internal registers because the command byte address generally auto-increments.

MESSAGE FORMAT FOR READING THE MPR121

MPR121 is read using MPR121's internally stored register address as address pointer, the same way the stored register address is used as address pointer for a write. The pointer generally auto-increments after each data byte is read using the same rules as for a write. Thus, a read is initiated by first configuring MPR121's register address by performing a write (Figure 6) followed by a repeated start. The master can now read 'n' consecutive bytes from MPR121, with first data byte being read from the register addressed by the initialized register address.



Figure 8. Reading MPR121

OPERATION WITH MULTIPLE MASTER

The application should use repeated starts to address the MPR121 to avoid bus confusion between I^2C masters.On a I^2C bus, once a master issues a start/repeated start condition, that master owns the bus until a stop condition occurs. If a master that does not own the bus attempts to take control of that bus, then improper addressing may occur. An address may always be rewritten to fix this problem. Follow I^2C protocol for multiple master configurations.

How to Reach Us:

Home Page:
www.freescale.com

Web Support:
http://www.freescale.com/support

USA/Europe or Locations Not Listed:
Freescale Semiconductor, Inc.
Technical Information Center, EL516
2100 East Elliot Road
Tempe, Arizona 85284
+1-800-521-6274 or +1-480-768-2130
www.freescale.com/support

Europe, Middle East, and Africa:
Freescale Halbleiter Deutschland GmbH
Technical Information Center
Schatzbogen 7
81829 Muenchen, Germany
+44 1296 380 456 (English)
+46 8 52200080 (English)
+49 89 92103 559 (German)
+33 1 69 35 48 48 (French)
www.freescale.com/support

Japan:
Freescale Semiconductor Japan Ltd.
Headquarters
ARCO Tower 15F
1-8-1, Shimo-Meguro, Meguro-ku,
Tokyo 153-0064
Japan
0120 191014 or +81 3 5437 9125
support.japan@freescale.com

Asia/Pacific:
Freescale Semiconductor Hong Kong Ltd.
Technical Information Center
2 Dai King Street
Tai Po Industrial Estate
Tai Po, N.T., Hong Kong
+800 2666 8080
support.asia@freescale.com

For Literature Requests Only:
Freescale Semiconductor Literature Distribution Center
1-800-441-2447 or 303-675-2140
Fax: 303-675-2150
LDCForFreescaleSemiconductor@hibbertgroup.com

AN3895
Rev.1
03/2010