

# PIC16(L)F18426/46

## PIC16(L)F18426/46 Family Silicon Errata and Data Sheet Clarification

The PIC16(L)F18426/46 devices that you have received conform functionally to the current device data sheet (DS40001985**A**), except for the anomalies described in this document. The silicon issues discussed in the following pages are for silicon revisions with the Device and Revision IDs listed in the table below. The errata described in this document will be addressed in future revisions of the PIC16(L)F18426/46 silicon.



**Notice:** This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current. Only the issues indicated in the last column of the *'Silicon Issue Summary'* table apply to the current silicon revision (A1).

The silicon revision level can be identified using the current version of MPLAB<sup>®</sup> IDE and Microchip's programmers, debuggers, and emulation tools, which are available at the Microchip corporate website (http://www.microchip.com).

For example, to identify the silicon revision level using MPLAB IDE in conjunction with a hardware debugger:

- 1. Using the appropriate interface, connect the device to the hardware debugger.
- 2. Open an MPLAB IDE project.
- 3. Configure the MPLAB IDE project for the appropriate device and hardware debugger.
- 4. Based on the version of MPLAB IDE you are using, do one of the following:
  - 4.1. For MPLAB IDE 8, select *Programmer > Reconnect*.
  - 4.2. For MPLAB X IDE, select <u>Window > Dashboard</u> and click the Refresh Debug Tool Status icon (<sup>(M)</sup>).
- 5. Depending on the development tool used, the part number and Device Revision ID value appear in the **Output** window.

#### Table 1. Silicon Device Identification

Part Number	Device ID	Revision ID				
		A1				
PIC16F18426	0x30D2	0x8005				
PIC16LF18426	0x30D3	0x8005				
PIC16F18446	0x30D4	0x8005				
PIC16LF18446	0x30D5	0x8005				
Note: Refer to the Device/Revision ID section in the current "PIC16(L)F184XX Memory Programming Specification"						

**Note:** Refer to the **Device/Revision ID** section in the current "*PIC16(L)F184XX Memory Programming Specification*" (DS40001970) for a detailed information on Device Identification and Revision IDs for your specific device.

## Silicon Issue Summary

Module	Feature	Item No.	Issue Summary	Affected Revisions
				A1
NVM	WRERR bit Operation	1.1.1	NVMERR bit is set by device Reset after being cleared by software.	Х
MSSP	SPI	1.2.1	SSPBUF may be corrupted by writes to other GPR/SFRs.	Х
Electrical Specifications	Nonvolatile Memory (NVM) Endurance for LF Devices	1.3.1	NVM self-writes on LF devices may not work properly at specified voltage levels and temperatures.	х
Analog-to-Digital Converter With Computation (ADC <sup>2</sup> )	ADC <sup>2</sup> Burst Average mode	1.4.1	ADC <sup>2</sup> Burst Average mode while in "Non-Continuous Double Sample" mode is buggy.	х
Windowed Watchdog Timer	Window Operation	1.5.1	Window feature of the WWDT does not operate correctly in DOZE mode.	x
Device Configuration	CONFIG2	1.6.1	Bit 2 of PWRTS<1:0> in the CONFIG2 register is not functional.	Х
Note: Only those issu	ues indicated in the la	st column	apply to the current silicon revision.	

## **Table of Contents**

			.1
Sili	con I	ssue Summary	.2
1.	Silic	on Errata Issues	.4
	1.1. 1.2. 1.3.	Module: Nonvolatile Memory (NVM) Module: Master Synchronous Serial Port (MSSP) Module: Electrical Specifications	. 4
	1.4. 1.5.	Module: Analog-to-Digital Converter with Computation (ADCC) Module: Windowed Watchdog Timer (WWDT)	
	1.6.	Module: Device Configuration	
2.	Revi	ision History	.8
Th	e Mic	rochip Web Site	9
Cu	stom	er Change Notification Service	.9
Cu	stom	er Support	9
Mie	croch	ip Devices Code Protection Feature	9
Le	gal N	otice	0
Tra	dem	arks	0
Qu	ality l	Management System Certified by DNV	11
Wo	orldwi	de Sales and Service	2

## 1. Silicon Errata Issues



**Notice:** This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current. Only the issues indicated by the bold font in the following tables apply to the current silicon revision.

## 1.1 Module: Nonvolatile Memory (NVM)

## 1.1.1 WRERR Bit Operation

When a Reset is issued while an NVM high voltage operation is in progress, the WRERR bit in the NVMCON1 register is set as expected. After clearing the WRERR bit, if a Reset reoccurs, the WRERR bit is set again regardless of whether an NVM operation is in progress or not. A successful write operation will clear the WRERR condition.

#### Work around

None.

#### **Affected Silicon Revisions**

A1				
X				

## 1.2 Module: Master Synchronous Serial Port (MSSP)

#### 1.2.1 MSSP SPI Slave Mode

When operating in SPI Slave mode, if the incoming SCK clock signal arrives during any of the conditions below, the SSPBUF transmit Shift register may become corrupted. The transmitted slave byte cannot be ensured to be correct, and the state of the WCOL bit may or may not indicate a write collision.

These conditions include:

- A write to an SFR
- A write to RAM following an SFR read
- A write to RAM prior to an SFR read

### Work around

#### Method 1 (Interrupt based using nSS):

- 1. Connect the nSS line to both the nSS input and either an INT or IOC input pin.
- 2. Enable INT or IOC interrupts (interrupt on falling edge if available, otherwise check that nSS == 0 when the interrupt occurs).
- 3. Load SSPBUF with the data to be transmitted.
- 4. Continue program execution.
- 5. When the Interrupt Service Routine (ISR) is invoked, do either of the following:

- 5.1. Add a delay that ensures the first SCK clock will be complete, or
- 5.2. Poll SSPSTAT.BF (while(BF == 0)) and wait for the transmission/reception to complete.

## Method 2 (Bit polling based using nSS):

- 1. Load SSPBUF with the data to be transmitted.
- 2. Poll the nSS line and wait for the nSS to go active (while(!PORTx.nSS == 0)).
- 3. When nSS is active (nSS == 0), do either of the following:
  - 3.1. Add a delay that ensures the first SCK clock will be complete, or
  - 3.2. Poll SSPSTAT.BF (while(BF == 0)), and wait for the transmission/reception to complete.

Once one of these two methods are complete, it is safe to return to program execution.

### Method 3 (nSS not available):

- 1. Load SSPBUF with the data to be transmitted.
- 2. Poll SSPSTAT.BF (while(BF == 0)), and wait for the transmission/reception to complete.

## Affected Silicon Revisions

A1				
X				

## **1.3 Module: Electrical Specifications**

## 1.3.1 Nonvolatile Memory (NVM) for LF Devices

V<sub>DD MIN</sub> for parameter (D002) is 2.0V for temperatures between -40°C and 25°C.

#### Work around

None.

## Affected Silicon Revisions

A1				
X				

## 1.4 Module: Analog-to-Digital Converter with Computation (ADCC)

## 1.4.1 ADC<sup>2</sup> Burst Average Mode

When the ADC<sup>2</sup> is operated in Burst Average mode (MD = 0b011 in the ADCON2 register) while enabling non-continuous operation and double-sampling (CONT = 0 in the ADCON0 register and DSEN = 1 in the ADCON1 register), the value in the ADCNT register does not increment beyond '0b1' toward the value in the ADRPT register.

#### Work around

When operating the ADC<sup>2</sup> in Burst Average mode with double-sampling, enable continuous operation of the module (CONT = 1 in the ADCON0 register) and set the Stop-on-Interrupt bit (SOI bit in the ADCON3

register). After the interrupt occurs, perform appropriate threshold calculations in the software and retrigger ADC<sup>2</sup> as necessary.

If the CPU is in Low-Power Sleep mode, alternatively the  $ADC^2$  in non-continuous Burst Average mode can be operated with single ADC conversion (DSEN = 0 in the ADCON1 register) compromising noise immunity for lower power consumption by preventing the device from waking up to perform threshold calculations in the software.

#### **Affected Silicon Revisions**

A1				
Х				

## 1.5 Module: Windowed Watchdog Timer (WWDT)

### 1.5.1 Window Operation in DOZE Mode

When the Windowed mode of operation is enabled in DOZE mode, a window violation error is issued even though the window is open and has been armed. This condition occurs only when the window size is set to a value other than 100% open.

### Work around

### Method 1:

Use the Windowed mode of operation in any other than DOZE mode. If disabling the DOZE mode is not an option, use the WWDT module without the Window being enabled.

## Method 2:

If the device is in DOZE mode, perform the arming process for the window in NORMAL mode and return to the DOZE mode.

## Method 3:

If there is an ISR in the application code, the arming within the window can be done inside the ISR with the ROI bit of the CPUDOZE register being set.

## Affected Silicon Revisions

A1				
X				

## 1.6 Module: Device Configuration

## 1.6.1 PWRTS<1> Power-up Timer Selection Not Implemented

Bit 2 of PWRTS<1:0> in the CONFIG2 register is not functional. This bit is the upper bit of the Power-Up Timer Selection bits, PWRTS <1:0>. This means that the functions selected by PWRTS = 11 and PWRTS = 10 are not available.

## Work around

The other functions selected by PWRTS = 01 and PWRTS = 00 are available.

### **Affected Silicon Revisions**

A1				
X				

## 2. Revision History

Doc Rev.	Date	Comments
A	07/2018	Initial document release.
В	07/2018	Fixed typo in Table 1.

## The Microchip Web Site

Microchip provides online support via our web site at http://www.microchip.com/. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

## **Customer Change Notification Service**

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at <a href="http://www.microchip.com/">http://www.microchip.com/</a>. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

## **Customer Support**

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://www.microchip.com/support

## **Microchip Devices Code Protection Feature**

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.

• Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

## Legal Notice

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

## Trademarks

The Microchip name and logo, the Microchip logo, AnyRate, AVR, AVR logo, AVR Freaks, BeaconThings, BitCloud, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KeeLoq, KeeLoq logo, Kleer, LANCheck, LINK MD, maXStylus, maXTouch, MediaLB, megaAVR, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, Prochip Designer, QTouch, RightTouch, SAM-BA, SpyNIC, SST, SST Logo, SuperFlash, tinyAVR, UNI/O, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, EtherSynch, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and Quiet-Wire are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, chipKIT, chipKIT logo, CodeGuard, CryptoAuthentication, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, Mindi, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PureSilicon, QMatrix, RightTouch logo, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2018, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-5224-3321-7

AMBA, Arm, Arm7, Arm7TDMI, Arm9, Arm11, Artisan, big.LITTLE, Cordio, CoreLink, CoreSight, Cortex, DesignStart, DynamIQ, Jazelle, Keil, Mali, Mbed, Mbed Enabled, NEON, POP, RealView, SecurCore, Socrates, Thumb, TrustZone, ULINK, ULINK2, ULINK-ME, ULINK-PLUS, ULINKpro, μVision, Versatile are trademarks or registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

## **Quality Management System Certified by DNV**

### ISO/TS 16949

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC<sup>®</sup> MCUs and dsPIC<sup>®</sup> DSCs, KEELOQ<sup>®</sup> code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



## **Worldwide Sales and Service**

AMERICAS	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE
Corporate Office	Australia - Sydney	India - Bangalore	Austria - Wels
2355 West Chandler Blvd.	Tel: 61-2-9868-6733	Tel: 91-80-3090-4444	Tel: 43-7242-2244-39
Chandler, AZ 85224-6199	China - Beijing	India - New Delhi	Fax: 43-7242-2244-393
Tel: 480-792-7200	Tel: 86-10-8569-7000	Tel: 91-11-4160-8631	Denmark - Copenhagen
Fax: 480-792-7277	China - Chengdu	India - Pune	Tel: 45-4450-2828
Fechnical Support:	Tel: 86-28-8665-5511	Tel: 91-20-4121-0141	Fax: 45-4485-2829
http://www.microchip.com/	China - Chongqing	Japan - Osaka	Finland - Espoo
support	Tel: 86-23-8980-9588	Tel: 81-6-6152-7160	Tel: 358-9-4520-820
Neb Address:	China - Dongguan	Japan - Tokyo	France - Paris
www.microchip.com	Tel: 86-769-8702-9880	Tel: 81-3-6880- 3770	Tel: 33-1-69-53-63-20
Atlanta	China - Guangzhou	Korea - Daegu	Fax: 33-1-69-30-90-79
Duluth, GA	Tel: 86-20-8755-8029	Tel: 82-53-744-4301	Germany - Garching
Tel: 678-957-9614	China - Hangzhou	Korea - Seoul	Tel: 49-8931-9700
ax: 678-957-1455	Tel: 86-571-8792-8115	Tel: 82-2-554-7200	Germany - Haan
Austin, TX	China - Hong Kong SAR	Malaysia - Kuala Lumpur	Tel: 49-2129-3766400
Tel: 512-257-3370	Tel: 852-2943-5100	Tel: 60-3-7651-7906	Germany - Heilbronn
Boston	China - Nanjing	Malaysia - Penang	Tel: 49-7131-67-3636
Westborough, MA	Tel: 86-25-8473-2460	Tel: 60-4-227-8870	Germany - Karlsruhe
Tel: 774-760-0087	China - Qingdao	Philippines - Manila	Tel: 49-721-625370
Fax: 774-760-0088	Tel: 86-532-8502-7355	Tel: 63-2-634-9065	Germany - Munich
Chicago	China - Shanghai	Singapore	Tel: 49-89-627-144-0
tasca, IL	Tel: 86-21-3326-8000	Tel: 65-6334-8870	Fax: 49-89-627-144-44
Tel: 630-285-0071	China - Shenyang	Taiwan - Hsin Chu	Germany - Rosenheim
Fax: 630-285-0075	Tel: 86-24-2334-2829	Tel: 886-3-577-8366	Tel: 49-8031-354-560
Dallas	China - Shenzhen	Taiwan - Kaohsiung	Israel - Ra'anana
Addison, TX	Tel: 86-755-8864-2200	Tel: 886-7-213-7830	Tel: 972-9-744-7705
Tel: 972-818-7423	China - Suzhou	Taiwan - Taipei	Italy - Milan
Fax: 972-818-2924	Tel: 86-186-6233-1526	Tel: 886-2-2508-8600	Tel: 39-0331-742611
Detroit	China - Wuhan	Thailand - Bangkok	Fax: 39-0331-466781
Novi, MI	Tel: 86-27-5980-5300	Tel: 66-2-694-1351	
,	China - Xian	Vietnam - Ho Chi Minh	Italy - Padova
Fel: 248-848-4000	Tel: 86-29-8833-7252		Tel: 39-049-7625286
Houston, TX		Tel: 84-28-5448-2100	Netherlands - Drunen
Tel: 281-894-5983	China - Xiamen		Tel: 31-416-690399
ndianapolis	Tel: 86-592-2388138		Fax: 31-416-690340
Noblesville, IN	China - Zhuhai		Norway - Trondheim
Tel: 317-773-8323	Tel: 86-756-3210040		Tel: 47-7289-7561
Fax: 317-773-5453			Poland - Warsaw
Tel: 317-536-2380			Tel: 48-22-3325737
_os Angeles			Romania - Bucharest
Mission Viejo, CA			Tel: 40-21-407-87-50
Tel: 949-462-9523			Spain - Madrid
<sup>=</sup> ax: 949-462-9608			Tel: 34-91-708-08-90
Tel: 951-273-7800			Fax: 34-91-708-08-91
Raleigh, NC			Sweden - Gothenberg
Fel: 919-844-7510			Tel: 46-31-704-60-40
New York, NY			Sweden - Stockholm
Tel: 631-435-6000			Tel: 46-8-5090-4654
San Jose, CA			UK - Wokingham
Tel: 408-735-9110			Tel: 44-118-921-5800
Tel: 408-436-4270			Fax: 44-118-921-5820
Canada - Toronto			
Tel: 905-695-1980			

Fax: 905-695-2078