

Analog to Digital Conversion Techniques With COPS™ Family Microcontrollers

National Semiconductor
COP Note 1
Leonard A. Distaso
February 1980



TABLE OF CONTENTS

1.0 INTRODUCTION

2.0 SIMPLE CAPACITOR CHARGE TIME MEASUREMENT

- 2.1 Basic Approach
- 2.2 Accuracy Improvements
- 2.3 Conclusions

3.0 PULSE WIDTH MODULATION (DUTY CYCLE) TECHNIQUE

- 3.1 Mathematical Analysis
- 3.2 Basic Implementation
- 3.3 Accuracy Improvements

4.0 DUAL SLOPE INTEGRATION TECHNIQUES

- 4.1 Mathematical Background
- 4.2 Basic Dual Slope Technique
- 4.3 Modified Dual Slope Technique

5.0 VOLTAGE TO FREQUENCY CONVERTER, VCO'S

- 5.1 Basic Approach
- 5.2 The LM131/LM231/LM331
- 5.3 Voltage Controlled Oscillators
- 5.4 A Combined Approach

6.0 Successive Approximation

- 6.1 Basic Approach
- 6.2 Some Comments on Resistor Ladders

7.0 "OFFBOARD" TECHNIQUES

- 7.1 General Comments
- 7.2 ADC0800 Interface
- 7.3 ADC0801/2/3/4 Interface (COP431/32/33/34)

8.0 CONCLUSION

9.0 REFERENCES

1.0 Introduction

A variety of techniques for performing analog to digital conversion are presented. The COP420 microcontroller is used as the control element in all cases. However, any of the COPS family of microcontrollers could be used with only minor changes in some component values to allow for different instruction cycle times.

Indirect analog to digital converters are composed of three basic building blocks:

- D/A Converter
- Comparator
- Control logic

COPS™ microcontrollers is a trademark of National Semiconductor Corporation.

In a software driven system the D/A converter and comparator are present but the control logic is replaced by instruction sequences. There are a variety of software/hardware techniques for implementing A/D converters. They differ primarily in their approach to the included D/A. There are two primary approaches to the digital to analog conversion which can in turn be divided into a number of sub-categories:

- D/A as a function of weight closures
 - R/2R ladder
 - Binary weighted ladder
- D/A as function of time
 - RC exponential charge
 - Linear charge/discharge (dual slope)
 - Pulse width modulation

These techniques should be generally familiar to persons skilled in the electronic art. The objective here is to illustrate the application of these established methods to a low cost system with a COPS microcontroller as the intelligent control element. Circuit configurations are provided as well as the appropriate flow charts and code to implement the function.

Some mathematical and theoretical analysis is presented as an aid to understanding the various techniques and their limits. However, it is not the purpose here to provide a definitive theoretical analysis of the analog to digital conversion process or of the various techniques described.

2.0 Simple Capacitor Charge Time Measurement

2.1 BASIC APPROACH

General

Perhaps the simplest means to perform an analog to digital conversion is to charge a capacitor until the capacitor voltage is equal to the unknown voltage. The capacitor voltage and the unknown are compared by means of a standard analog comparator. The unknown is determined simply by counting, in the microcontroller, the amount of time it takes for the charge on the capacitor to reach a value equal to the unknown voltage. The capacitor voltage is given by the standard capacitor charge equation:

$$V_C = V_0 + [V_1 - V_0][1 - e^{-(t/RC)}]$$

where: V_C = capacitor voltage

V_0 = "discharge voltage" — low level voltage

V_1 = high level voltage

The most obvious problem with this method, from the standpoint of software implementation, is the nonlinearity of the

relationship. This can be circumvented in several ways. First of all, a routine to calculate the exponential can be implemented. This, however, usually requires too much code if the exponential routine is not otherwise required in the program. Alternatively, the range of input voltages can be restricted so that only a portion of the capacitor charge curve — which can be approximated with a linear relationship or with some minor straight time curve fitting — is used. Finally, a look up table can be used which will effectively convert the measured time to the appropriate voltage. The look up table has the advantage that all the math can be built into the table, thereby simplifying matters significantly. If arithmetic routines are going to be used, it is clear that the relationship is simplified if V_0 is 0V because it then drops out the equation.

BASIC CIRCUIT IMPLEMENTATION


The circuit in *Figure 1* is the basic implementation of the capacitor charge method of A/D conversion. The selection of input and output used is arbitrary and is dictated by general system considerations. V_0 is the “0” level of the G output and V_1 is the “1” level of the output. The technique is basically to discharge the capacitor to V_0 (which is ideally ground) and then to apply V_1 and increment an internal counter until the comparator changes state. The flow chart and code for this implementation are shown in *Figure 2*.

ACCURACY CONSIDERATIONS

The levels reached by the microcontroller output constitute one of the more significant problems with this basic imple-

mentation. The levels of V_1 and V_0 are not V_{CC} and ground as would be desired. The level is defined by the load on the output, the value of V_{CC} , and the device itself. Furthermore, these levels are likely to change from device to device and over temperature. To be sure, the output values will be at least those given in the data sheet, but it must be remembered that those values are minimum high voltages and maximum low voltages. Typically, the high value will be greater than the spec minimum and the low value will be lower than the spec maximum. In fact, with a light load the values will be close to V_{CC} and ground. Therefore, in order to obtain any accurate result for a voltage measurement the exact values of V_1 and V_0 need to be measured and somehow stored in the microcontroller. Typical values of these voltages can be measured experimentally and an average could be used for final implementation.

The other problem associated with the levels is that the capacitive load on the output line is substantial and far in excess of the values used when specifying the characteristics of the various COP420 outputs. The significant effect of this is that it will take longer than “normal” for the output to reach its maximum value. In addition, it is likely that there will be dips in the output as it rises to its maximum value since the capacitor will start to draw charging current from the output. All of this will be fast relative to the other system times. Still it will affect the result since the level to which the capacitor is attempting to charge is not being applied uniformly and “instantaneously”. It can be viewed as though the voltage V_1 is bouncing before it stabilizes.



Crystal oscillator values chosen to give 4 μ s cycle time with divide by 16 option selected on COP 420 CK0/CK1 Pins

TL/DD/6935-01

$V_{CC} = +5V$
FIGURE 1. Basic Capacitor Charge Technique

```

;
;      OGI      0      ;TURN OFF G TO DISCHARGE CAPACITOR
;      ; INSERT SOME DELAY TO MAKE SURE CAPACITOR DISCHARGED
;      ; USING 12 BIT COUNTER, BUT ONLY UPPER 8 USED IN TABLE
;      ; LOOK UP DUE TO ACCURACY OF RC CHARGE METHOD. THE OTHER
;      ; BITS COULD BE USED BUT THE COMPLICATIONS ARE NOT WORTH
;      ; THE EFFORT FOR THIS PARTICULAR TECHNIQUE. ALSO, HERE THE
;      ; INPUT RANGE IS RESTRICTED SO THAT THE TOP 3 BITS ARE ZERO
RCAD:  OGI      1      ;TURN ON THE G LINE
INCR:  LBI      2,13    ;BINARY INCREMENT OF 12 BIT COUNTER
BINPL1: SC         ;LOWER FOUR BITS WILL BE DISCARDED
;      ; ONLY TOP BITS USED IN TABLE LOOK UP
;      ; SPEED WOULD BE IMPROVED IF THE ADD WERE
;      ; STRAIGHT LINE CODED-BUT COSTS MORE CODE
ASC
NOP
XIS
JP      BINPL1
ININ      ;READ IN3 TO SEE IF COMPARATOR CHANGED
AISC      8      END
JP
CLRA
JP      INCR
END:  OGI      0      ;TURN OFF THE G LINE AND DISCHARGE C
;      ; DO ARITHMETIC HERE OR LOOK UP TABLE OR WHATEVER IS
;      ; REQUIRED--SAMPLE LOOK UP TABLE CONTROL INDICATED BELOW
;      ; SAMPLE TABLE WRITTEN CORRECTING FOR THE EXPONENTIAL
;      ; RELATIONSHIP. THE TABLE ALSO INCORPORATES A CONVERSION
;      ; TO BCD. THE VALUE IN THE TABLE IS THE RATIO OF
;      ; THE CAPACITOR VOLTAGE V TO THE MAXIMUM VOLTAGE VMAX.
;      ; THE NUMBER IS A TWO DIGIT BCD FRACTION. WE ARE USING
;      ; A 5 BIT COUNT IN THIS EXAMPLE. ADDRESSING ARBITRARILY
;      ; SET UP ASSUMING THAT CONTROL CODE IS IN PAGE 0 (OTHER
;      ; THAN AT ADDRESS 0) AND THAT THE TABLE THEREFORE IS IN
;      ; PAGE 1 (STARTING AT HEX ADDRESS 040).
;
LBI      2,15    ;POINT TO TOP 4 BITS
XDS      ;TOP 4 IN A, POINTING TO LOWER 4 IN 2,14
AISC      4      ;THIS MERELY ADJUSTING FOR ADDRESS--NO
;      ; OTHER FUNCTION
LGID      ;DO THE LOOK UP
CGMA      ;FETCH THE ADJUSTED VALUE FROM G
;      ; THE ADJUSTED VALUE IS NOW IN A AND M. FROM THIS POINT MAY
;      ; USE THE VALUE IN OTHER CALCULATIONS OR OUTPUT THE INFORMATION,
;      ; OR WHATEVER MAY BE REQUIRED BY THE APPLICATION.
LBI      2,13    ;CLEAR THE COUNTER
STII      0
STII      0
STII      0
JP      RCAD:    ;JUMP BACK AND REPEAT

;=X'040      ;SET UP TABLE ADDRESS
;WORD 000,003,006,008 ;SET UP THE TABLE VALUES
;WORD 011,014,016,019 ;HERE, COMPENSATED FOR EXPONENTIAL
;WORD 021,023,026,028 ;AND CONVERTED TO BCD FRACTION
;WORD 030,032,034,036 ;TABLE VALUE IS RATIO V/VMAX
;WORD 038,039,041,043
;WORD 045,046,048,049
;WORD 051,052,053,055
;WORD 056,057,059,060

```

TL/DD/6935-55

FIGURE 2A. Typical RC Charge A/D Code




FIGURE 2B. Charge Flow Chart

TL/DD/6935-2

A more general problem is that of the tolerance of RC time constant. The value of the voltage with respect to time is obviously related to the RC value. Therefore, a change in that value will result in a change in the voltage for a given time period t . The graph in *Figure 3* illustrates the effect of a $\pm 10\%$ variation in the RC value upon the voltage measured for a given time t . If one cares to work out the math, it comes out that the error is an exponential relationship in much the same manner as the capacitor voltage itself. The maximum error induced for $\pm 10\%$ RC variation is $\pm 3.9\%$.

Remember also that we are measuring time. Therefore variation in the RC value will have a direct, linear effect on the time required to measure a given voltage. It is also necessary that the time base for the COP420 be accurate. A variation in the accuracy in the operating frequency of the COP420 will have a direct impact on the accuracy of the result.

Given the errors mentioned so far and assuming that no changes are made in the hardware, the accuracy of the technique then is determined by the resolution of the time measurement. This is improved in two ways: increase the RC time constant so that there is a smaller change in capacitor voltage for a given time period or try to minimize the loop time required to increment the counter. Lengthening the RC time constant is easier but the cost is increased conversion time. The minimum time to increment a 5 to 8 bit binary counter and test an input is 13 cycle times. For a 9

to 12 bit binary counter this minimum time is 17 cycle times. Note also that the minimum time to perform the function does not necessarily correspond to the minimum number of code words required to implement the function. At a cycle time of $4\ \mu\text{s}$, the 13 cycle times correspond to $52\ \mu\text{s}$.

2.2 ACCURACY IMPROVEMENTS

Several options are available if it is desired to improve the accuracy of this method. Three such improvements are shown in *Figure 4*. *Figure 4A* is the smallest change. Here a pullup resistor has been added to the G output line and the G line is run open drain internally, i.e., the internal pullup is removed. This improves the "bounce" problem mentioned earlier. The G line will go to the high state and remain there with this setup. However, the addition of the resistor does little more than eliminate the bounce. The degree of improvement is not great, but it is an easy way to eliminate a minor source of error.

Figure 4B is the next step. A 74C04 is used as a buffer. The 74C04 was chosen because of its symmetric output characteristics. Any CMOS gate with such characteristics could be used. The software can easily be adjusted to provide the proper polarity. The COP420 output drives a CMOS gate which in turn drives the RC network. This change does make significant improvements in accuracy. With a light




FIGURE 3

TL/DD/6935-3

load the CMOS gate will typically swing from ground to V_{CC} and its output level is not as likely to be affected by the capacitor discharge.

Figure 4C is the best approach, but it involves the greatest component cost. Here two G outputs are controlling analog switches. Ground is connected to the RC network to discharge the capacitor, and a positive reference is used to charge the capacitor. This reference can be any suitable voltage source: zener diodes, V_{CC} , etc. The controlling voltage tolerance is now clearly the tolerance of the reference. Precise voltage references are readily obtainable. Figure 4C also shows an analog switch connected directly across the capacitor to speed up the capacitor discharge time. When using this version of the basic scheme, remember to include the 'on' resistance of the analog switch connected to V_{REF} in the RC calculation. Failure to do so will introduce error into the result.


Note that the LM339 is a quad comparator. If these comparators are not otherwise needed in the system, they can be used in much the same manner as the CMOS gate mentioned above. They can be used to buffer the output of the COPS device and to reset the capacitor, or whatever other function is required. This has the advantage of fully utilizing

the components in the system and eliminates the need to add another package to the system.

2.3 CONCLUSIONS

This approach is an inexpensive way to perform an A/D conversion. However, it is not that accurate. With a 10% V_{CC} supply and a 10% tolerance in the RC value and 10% variation in the oscillator frequency the best that can be hoped for is about 25% accuracy. If a 1% reference voltage is used, this accuracy becomes about 15%.

Under laboratory conditions—holding all variables constant and using precise measured values in the calculations—the configuration of Figure 2 yielded 5 bit accuracy over an input range of 0 to 3.5V. Over the same range and under the same conditions, the circuit of Figure 4B yield 7 to 8 bit accuracy. It must be emphasized that these accuracies were obtained under controlled conditions. All variables were held constant and actual measured values were used in all calculations. It is unlikely that the general situation will yield these accuracies unless adjustments are provided and a calibration procedure is used. This could defeat the low cost objective.



3.0 Pulse Width Modulation (Duty Cycle) Technique


3.1 MATHEMATICAL ANALYSIS

The pulse width modulation, or duty cycle, conversion technique is based on the fact that if a repetitive pulse waveform is applied to an RC network, the capacitor will charge to the average voltage of the waveform provided that the RC time constant is sufficiently large relative to the pulse period. See *Figure 5*.

In this technique, the capacitor voltage V_C is compared to the voltage to be measured by means of an analog comparator. The duty cycle is then adjusted to cause V_C to approach the input voltage. The COPS device reads the comparator output and then drives one of its outputs high or low depending on the result, i.e., if V_C is lower than the input voltage, a positive voltage (V_1) is applied to charge the capacitor; if V_C is higher than the input voltage, a lower voltage (V_0) is applied to discharge the capacitor. Thus the capacitor voltage will seek a point where it varies above and below the input voltage by a small amount. *Figure 6* illustrates the capacitor voltage and the comparator output.

Some mathematical analysis here will be useful to help clarify the technique and to point out its restrictions. Referring to *Figure 6*, we have the following:


$$\begin{aligned} V_A &= V_0 + [V_B - V_0][e^{-(t_1/RC)}] \\ V_B &= V_A + [V_1 - V_A][1 - e^{-(t_2/RC)}] \\ &= V_1 + [V_A - V_1][e^{-(t_2/RC)}] \end{aligned}$$




$$V_C = \frac{(V_1 - V_0) \times T_1}{T_1 + T_2}$$

TL/DD/6935-7

FIGURE 5



TL/DD/6935-8



TL/DD/6935-9

FIGURE 6

solving for t_1 and t_2 we have:

$$t_1 = -RC \ln[(V_A - V_0)/(V_B - V_0)]$$

$$t_2 = -RC \ln[(V_B - V_1)/(V_A - V_1)]$$

let:

$$V_A = V_{IN} - d_1$$

$$V_B = V_{IN} - d_2$$

substituting the above, the equations for t_1 and t_2 become:

$$t_1 = -RC \ln \left\{ \frac{[1 - (d_1/(V_{IN} - V_0))]}{[1 + d_2/(V_{IN} - V_0)]} \right\}$$

$$t_2 = -RC \ln \left\{ \frac{[1 - (d_2/(V_{IN} - V_1))]}{[1 - d_1/(V_{IN} - V_1)]} \right\}$$

the equations reduce by means of the following assumptions:

1. $d_1 = d_2 = d$
2. $|V_{IN} - V_0| \gg d$
 $|V_{IN} - V_1| \gg d$


applying these assumptions, we get the following:

$$t_1 = -RC \ln[(1 + x)/(1 - x)] \text{ where } x = -d/(V_{IN} - V_0)$$

$$t_2 = -RC \ln[(1 + x)/(1 - y)] \text{ where } y = d/(V_{IN} - V_1)$$

because of the assumptions above, the x and y terms in the preceding equations are less than 1, therefore the following expansion can be used:

$$\ln[(1 + z)/(1 - z)] = 2[z + (z^3)/3 + (z^5)/5 + \dots]$$



TL/DD/6935-10

substituting we have:

$$t1 = -2RC[x + (x^3)/3 + \dots]$$

$$t2 = -2RC[y + (y^3)/3 + \dots]$$

under assumption 2 above, the linear term completely swamps the exponential terms yielding the following result (after substituting back into the equation):

$$t1 = 2dRC/V_{IN} - V0 \quad t2 = -2dRC/(V_{IN} - V1)$$

therefore:

$$t1/(t1 + t2) = (V1 - V_{IN})/(V1 - V0)$$

$$t2/(t1 + t2) = (V_{IN} - V0)/(V1 - V0)$$

solving for V_{IN} :

$$V_{IN} = [t2/(t1 + t2)][V1 - V0] + V0$$

$$\text{or } V_{IN} = V1 - [t1/(t1 + t2)][V1 - V0]$$

It follows from the above results that by measuring the times $t1$ and $t2$, the input voltage can be accurately determined. As will be seen the restrictions based upon the assumptions above do not cause any serious difficulty.

General Accuracy Considerations

In the preceding calculations it was assumed that the differential output above and below the input voltage was the same. If the comparator output is checked at absolutely regular intervals, and if the intervals are kept as small as possible this assumption can be fairly easily guaranteed—at least to within the comparator offset which is only a few millivolts. As we shall see, this aspect of the technique presents few, if any, difficulties. In addition, there is an RC network at the input of the comparator. The time constant of this network must be long relative to the time between checks of the comparator output. This will insure that the capacitor voltage does not change very much between checks and thereby help to insure that the differences above and below the input voltage are the same.

The next major approximation has to do with the difference between the input voltage and either $V1$ or $V0$. We have relied on this difference being much greater than the amount the capacitor voltage changes above and below the input voltage. This approximation allows the nonlinear terms in the logarithmic expansion to be discarded. In practicality, the approximation means that the input voltage must not be “close” to either $V1$ or $V0$. Therefore, it becomes necessary to determine how closely the input voltage can approach $V1$ or $V0$. It is obvious that the smaller the difference d can be made, the closer the input voltage can approach either reference. The following calculations illustrate the method for determining that difference d . Note, using either $V1$ or $V0$ produces the same result. Thus $V = V1 = V0$.

For at least 1% accuracy

$$x + (x^3)/3 < 1.01x$$

$$\text{therefore } x < 0.173$$

$$\text{since } x = d/(V_{IN} - V) \text{ we have } d < 0.173(V_{IN} - V).$$

Using the same analysis for 0.1% accuracy in the approximation we get $d < 0.0548(V_{IN} - V)$. By applying this relationship, the RC time constant can be adjusted so that, within the time interval, the capacitor voltage does not change by more than d V. The user may then select, within

reason, how close to the references he can allow the input voltage to go.

The next consideration is really just one of simplification. It is clear that if $V0$ is zero, it drops out of the first equation and the relationship is simplified. Therefore, it is desirable to use zero volts as the $V0$ value. The equation then becomes:

$$V_{IN} = V1t2/(t1 + t2).$$

It is obvious by now that the heart of the technique lies in accurately measuring the times $t1$ and $t2$. Clearly this requires that the time base of the COP420 be accurate. Short term variations in the COP420 time base will clearly impact the accuracy of the result. In addition to that there is a serious problem in being able to check the comparator output often enough to get any accuracy and resolution out of simply measuring the times $t1$ and $t2$. This problem is circumvented by measuring many periods of the waveform. Doing this gives a large average, which improves the accuracy and tends to eliminate any spurious changes. Of course, the trade off is increased time to do the conversion. However if the time is available, the technique becomes restricted only by the accuracy of the external components. Those of the comparator and the reference voltage are most critical.

It is clear from the equation above that the accuracy of the result is directly dependent upon the accuracy of the reference voltage $V1$. In other words, it is not possible to be more accurate than the reference voltage. If, however, all that is required is a ratio between the input voltage and the reference voltage, the accuracy of the reference will not be a controlling factor provided that the input voltage tracks the reference. This requires that the input voltage be generated from the reference voltage in some form, e.g., a voltage divider with V_{IN} coming off a variable resistance.

Finally, we have noted that the difference d must be small. If the capacitor had to charge or discharge a long way toward V_{IN} , the nonlinearity of the capacitor charge curve would be significant. This therefore requires that the conversion begin with the capacitor voltage close to the input voltage.

Note that the RC value is not part of the equation. Therefore the accuracy of the time constant has no effect on the result as long as the time constant is long relative to the time between checks of the comparator output.

The final point is that the reference voltages, whatever they may be, must be hard sources. Should these voltages vary or drift at all, they will directly affect the result. In those configurations where the references are being switched in and out, the voltage should not change when it is switched into the circuit.

3.2 BASIC IMPLEMENTATION

General

The objective, then, is to measure the times $t1$ and $t2$. This is accomplished in the software by means of two counters. One of the two counters counts the $t2$ time; the other counter counts the total time $t1 + t2$.

It is necessary to check the comparator output at regular intervals. Thus the software must insure that path lengths

through the test and increment loops are equal in time. Further it is desirable to keep the time required to increment the counters as short as possible. A trade off usually comes into play here. The shortest loop in terms of code required to implement the function is rarely the shortest loop in terms of time required to execute the function. The user has to decide which implementation is best for him. The choice will frequently be governed by factors other than the A/D conversion limits.

It must be remembered that we are now dealing with analog signals. If significant accuracy is required, we are handling very small analog signals. This requires the user to take precautions that are normally required when working with linear circuits, e.g., power supply decoupling and bypassing, lead length restrictions, crosstalk, op amp and comparator stabilization and compensation, desired and undesired feedback, etc. As greater accuracy is sought these factors are more and more significant. It is suggested that the reader refer to the National Semiconductor Linear Applications Handbook and to the data sheets for the various components involved to see what specific precautions should be taken both in general and for a specific device.

The Base Circuit

Figure 7 shows the diagram for the basic circuit required to implement the duty cycle conversion scheme. The flow chart and code required to implement the function are shown in Figure 8. Note that the flow chart and code do not change—except for possible polarity change on output to allow for an inverting buffer—for any of the improvements in accuracy discussed later. The only exception to this is the technique illustrated in Figure 10 and the variations there are minor.

The code and flow chart in Figure 8 implement the technique as described above. The large averaging technique is

used as it would be too difficult to measure the times t_1 and t_2 in a single period. The total time, $t_1 + t_2$, is the viewing window under complete control of the software. This window is a time equal to the total number of counts, determined by desired accuracy, multiplied by the loop time for a single count. A second counter is counting the t_2 time. Special care is taken to insure that all paths through the code take the same length of time since the integrity of the time count is the essence of the technique. The full conversion scheme would use the subroutine in Figure 8. Normally the subroutine would be called first just to get the capacitor charged close to the input voltage. The result obtained here would be discarded. Then the routine would be called a second time and the result used as required.

In the configuration in Figure 7, there is an RC network in both input legs of the comparator. This is to balance the inputs of the device. For this reason, $R_1 = R_2$. C_1 is the capacitor whose voltage is being varied by the pulse waveform. C_2 is in the circuit only for stabilization and symmetry and is not significant in the result. The comparator tends to oscillate when the + and - inputs are nearly equal without capacitor C_2 in the circuit.

As would be expected, the basic circuit has some difficulties. By far the most serious of these difficulties is the output level of the G line. To be sure of the high and low level of this output the levels should be measured. The "0" level will be between the spec minimum of 2.4V and V_{CC} (here assumed to be 5V). The "0" level will be between the 0.4V spec maximum and ground. With light loads, these levels are likely to vary from device to device. Furthermore, we have the same "1" level problem that was mentioned in the simplest technique: the capacitive load is large and the capacitor is charging while the output is trying to go to the high level.




FIGURE 7. Basic Duty Cycle A/D

TL/DD/6935-11

There is also a problem with the low level. When the output goes low, the capacitor begins to discharge through the output device of the COP420. This discharge current has the effect of raising the "0" level and thereby introducing error. Note that we are not talking about large changes in the voltages, especially the low level. Typically, the change will only be a few millivolts but that can translate into a loss of accuracy of several bits.

Under laboratory conditions—holding all variables constant and using precise measured values in the calculations—the circuit of *Figure 7* yielded 5 bit $\pm$ 1 bit accuracy over

the range of V_0 (here measured to be 0.028V) to 3.5V (the maximum specified input voltage for the comparator with $V_S = 5V$). Increasing the number of total counts had very little effect on the result. In the general case, the basic scheme should not be relied upon for more than 4 bits of accuracy, especially if one assumes that $V_1 = V_{CC}$ and $V_0 = 0$. As shall be seen, it is not difficult to improve this accuracy considerably.


```

; ATOD IS THE FULL CONVERSION SCHEME WRITTEN AS A SUBROUTINE
ATOD:  LBI    1, 10    ; MAKE SURE COUNTERS CLEARED
       JSRP   CLEAR
       LBI    2, 10
       JSRP   CLEAR
       LBI    1, 13    ; PRELOAD FOR TOTAL COUNT = 2048
       STII   0
       STII   0
       STII   8
ATOD1:  ININ      ; READ COMPARATOR--INPUT TO 420 = IN3
       AISC      8
       JP        SND01
SND01A: LBI      3, 0    ; USING DMG BELOW TO SAVE STATE OF OTHER G
       ; VALUES IF IT WAS NECESSARY TO DO SO, ELSE USE OG1
       SMB      2
       DMG      ; VIN > Vc, DRIVE Vc HIGHER
       SC       ; THIS CODE STRAIGHT LINED FOR SPEED
       CLRA     ; APPLY POSITIVE REFERENCE
       LBI      2, 13    ; INCREMENT THE SUB COUNTER
       ASC
       NOP
       XIS
       CLRA
       ASC
       NOP
       ; BINARY INCREMENT
       XIS      ; WOULD ELIMINATE THESE 4 WORDS IF 8 BIT
       CLRA     ; COUNTER OR LESS--HERE SET UP FOR UP TO 12 BIT
       ASC      ; COUNTER
       NOP
       X
       JP      TOTAL
SND01:  LBI      3, 0
       RMB      2
       DMG
       CLRA
       AISC      10    ; THIS PART OF THE CODE MERELY INSURES THAT
       NOP      ; ALL PATHS THROUGH THE ROUTINE ARE EQUAL IN TI
DI Y:   AISC      1
       JP        DLY
TOTAL:  CLRA
       LBI      1, 13
       SC
       ASC      ; INCREMENT THE TOTAL LOOP COUNTER
       NOP      ; WHEN OVERFLOW, DONE SO EXIT
       XIS
       CLRA
       ASC
       NOP
       XIS
       CLRA
       ASC
       JP      ATOD2
ATOD2:  X
       JP      ATOD1
       .PAGE    2
CLEAR:  CLRA
       XIS
       JP      CLEAR
       RET

```

FIGURE 8A. Duty Cycle A/D Code

TL/DD/6935-45



TL/DD/6935-12

FIGURE 8B. Duty Cycle A/D Flow Chart


3.3 ACCURACY IMPROVEMENTS

General Improvements

Figure 9 illustrates circuit changes that will make significant improvements in the accuracy of the technique. In Figure 9A a CMOS buffer is used to drive the RC network. The output of the COP420 drives the CMOS gate, which here is a 74C04 because of its output characteristics. The main thing that this technique does is to reduce the difficulties with the output levels. Typically, V0 is 0V and V1 is V_{CC}. We also have a "harder" source for the voltages — the levels don't change while the capacitor is charging or discharging. Now, even more clearly than before, the accuracy of V_{CC} is the controlling voltage tolerance. The accuracy of the result will be no better than the accuracy of V_{CC} (for a system requiring absolute accuracy).


Under laboratory conditions, the circuit of Figure 9A yielded the accuracies as indicated below for various total counts. The accuracy increased with the total count until the count exceeded 2048. There was no significant increase in accuracy with this circuit for counts in excess of 2048. (Remember that these results were obtained under controlled conditions). We may then view the results obtained with 2048 counts as the upper limit of accuracy with the circuits of Figure 9A. The results were as follows:

Total Count	Resultant Accuracy
512	8 ± 1/2 bits
1024	9 ± 1bits
2048	9 ± 1/2 bits
4096	9 ± 1/2 bits




A

TL/DD/6935-13



B

TL/DD/6935-14



C

TL/DD/6935-15

FIGURE 9. Improvements to Duty Cycle A/D


The circuit of *Figure 9B* makes a significant change to improve accuracy. Now the COP420 is controlling analog switches and switching in positive and negative references. Therefore the accuracy of the reference voltages is the controlling factor. Generally this will improve the accuracy over that obtained with *Figure 9A*. With the circuit of *Figure 9B*, with $V_0 = 1V$ (negative reference), and $V_1 = 3V$ (positive reference), 9 bit accuracy was achieved with a total count of 1024. V_0 and V_1 were arbitrarily chosen to place the input voltage approximately in the center of the allowable comparator input range with $V_S = 5V$. Remember, the accuracy of the references is controlling. The result can be no more accurate than the references. Furthermore, these references must be hard sources; i.e., they must not change when they are switched into the circuit as that contributes error into the result.

In *Figure 9C*, capacitive feedback was added to the comparator circuit and the series resistance to V_{IN} was decreased. The feedback added hysteresis and forced the comparator to slew at its maximum rate (significant errors are introduced if the comparator does not change state in a time shorter than the cycle time of the controller). Both of these changes resulted in increased accuracy of the result. With $V_0 = 0$, $V_1 = 5V$ (V_{CC}) and V_{CC} held steady at 5.000V, an accuracy of $10 \text{ bits} \pm 1 \text{ bit}$ was achieved over the input range of 0 to 3.5V.

It is obviously possible to use any combination of the configurations in *Figure 9* for a given application. What is used will depend on the user and his specific requirements.

Figure 10 illustrates a further refinement of the basic approach. This configuration can be used if greater accuracies are needed. The major change is the addition of a summing amplifier to the circuit for the purpose of adding a fixed offset voltage to the input voltage. This has the effect of moving the input voltage away from the negative reference (which is 0V here). This offset voltage should be stable as the changes in it will directly affect the result. The offset voltage should be chosen so as to place the effective input voltage (the voltage at the comparator input) approximately in the center of the range between the two references. The precise value of the offset is not critical nor is its source. The forward voltage drop across a germanium diode is used as the offset in *Figure 10*, but this offset can be generated in any convenient manner. The forward voltage drop of the germanium diode is approximately 0.3V. Given this and the negative reference of 0V and a positive reference of 2.5V, the input voltage is restricted to a range of 0 to 2V. Therefore, the effective input voltage (at the comparator input) is approximately 0.3V to 2.3V — well within the limits of the two references. The circuit also includes provision for an autozero self calibration procedure.

Note that the resistors in the summing amplifier should be matched. The absolute accuracy of these resistors is not significant, but their accuracy relative to one another can have a significant bearing on the result. The restriction is imposed so that the output of the summing amplifier is exactly the sum of the input voltage and the offset voltage. This requires unity gain through the amplifier and that the



TL/DD/6935-16

FIGURE 10. Improved Duty Cycle A/D with Autozero

impedance in each summing leg be the same. These effects can become very serious if one is trying for significant accuracy—e.g., if 12 bit accuracy is being sought 1% matching of those resistors can introduce an error of 1% maximum. While 1% accurate is fairly good, it is significantly less than 12 bit accuracy. Related to this effect is a possible problem with the source impedance of the input voltage. If that impedance is significant in terms of its ratio to the summing resistor, errors are introduced just as if the resistors are mismatched. “Significant” is determined in terms of the desired system accuracy and the relative impedance values. The comparator section is using some feedback to provide hysteresis for stability and a low series resistance is used for the input to the comparator.

Most significantly, this configuration allows a true zeroing of the system. Through the additional analog switches shown, the COP420 can easily perform an autozero function by

tying the input to ground and measuring the result. Thus the system offsets can be calculated, stored and subtracted from the result. This improves the accuracy and is also more forgiving on the choice of the comparator and op amp selected. Furthermore, the offset can be periodically recomputed by the COP420 thereby compensating for drift in system offsets. Nonetheless, the accuracy of the reference is the controlling factor. It is NOT possible to obtain an absolute (as opposed to ratiometric) accuracy of 12 bits without a reference that is accurate to 12 bits. The LM136 used in *Figure 10* is a 1% reference. Although not inherently accurate to 12 bits, the voltage of the LM136 may be trimmed to exact value by means of a variable resistor. The data sheet of the LM136 illustrates this connection. Under laboratory conditions, the circuit of *Figure 1* yielded 11 bit ± 1 bit accuracy with a total count of 4096 over the input range of 0 to 2V. *Figure 11* indicates the flow chart and the code required to implement the technique of *Figure 10*.


```

; CODE FOR IMPROVED A TO D PULSE WIDTH METHOD
; SEE FIGURE 8A FOR CODE FOR ROUTINE ATOD
;
AUTZER: LBI    3,0    ; DO AUTO ZERO, 3,0 CONTAINS 0 STATUS
        RMB    3      ; SET UP TO GRND INPUT & MEASURE OFFSET
        JSR    ATOD    ; FIRST TIME IS TO GET CLOSE
        JSR    ATOD    ; MEASURE THE OFFSET
        LBI    2,13    ; NOW SAVE THE OFFSET VOLTAGE
XIFR:   LD     1        ; SAVE THE OFFSET VALUE IN M3
        XIS    1
        JP     XFER
        LBI    0,0
        JP     INPUT
MEASUR:                ; NOW DO REAL MEASUR (1ST TIME IS OFFSET)
        JSR    ATOD    ; FIRST TIME TO GET CLOSE
        JSR    ATOD    ; NOW REAL MEASUREMENT
        JSRP   BINSUB   ; SUBTRACT THE OFFSET
        ; HAVE THE VALUE AT THIS POINT (IN BINARY)—NOW DO WHAT
        ; THE APPLICATION REQUIRES. VALUE MUST BE MULTIPLIED
        ; BY (VREF+/TOTAL COUNT) TO GET FINAL VALUE IF SUCH IS
        ; DESIRED
        LBI    1,0      ; INCREMENT COUNTER FOR NEW OFFSET MEASURE
        LD
        AISC    1
        JP     SAVE
        X
        JP     AUTZER
        ; IS 16TH TIME, MEASURE OFFSET AGAIN
SAVE:   X
        LBI    3,0
        SMB    3      ; SET BIT SO CAN MEASURE VIN
        JP     MEASUR
        .PAGE    2
BINSUB: LBI    3,13
        SC
BNSUB2: LD     1
        CASC
        NOP
        XIS    1
        JP     BNSUB2
        RET

```

TL/DD/6935-46

FIGURE 11A. Duty Cycle A to D, Improved Method



TL/DD/6935-17


FIGURE 11B. Flow Chart for Improved Duty Cycle A/D

4.0 Dual Slope Integration Techniques


4.1 Mathematical Background

(Some of this background information is taken from National Semiconductor Linear Applications Note AN-155. The reader is referred to that document for other related general information.)

The basic approach of dual slope integration conversion techniques is to integrate a voltage across a capacitor for a fixed time, and then to integrate in the other direction with a known voltage until the starting point is reached. The ratio of the two times then represents the unknown voltage. Some of the math below in conjunction with Figure 12 will illustrate the approach.



TL/DD/6935-18



TL/DD/6935-19

FIGURE 12. Dual Slope Integration—Basic Concept

$$I_X = C \frac{dV}{dt} = V_X/R$$

$$V_X = RC \frac{dV}{dt}$$

$$\int_0^{T_1} V_X dt = \int_0^V RC dV$$

$$V_X T_1 = RC V$$

$$V = V_X T_1 / RC = I_X T_1 / C$$

Similarly:

$$I_{REF} = C \frac{dV}{dt} = V_{REF}/R$$

$$V_{REF} = RC \frac{dV}{dt}$$

$$\int_{T_1}^{T_1 + T_X} V_{REF} dt = \int_V^0 RC dV$$

$$V_{REF} T_X = -RC V$$

$$V = -V_{REF} T_X / RC$$

$$-V_{REF} T_X / RC = V_X T_1 / RC$$

$$V_X = -V_{REF} T_X / T_1$$

Two important facts arise from the preceding mathematics. First of all, there is a linear relationship involved in determining the unknown voltage. Secondly, the negative sign in the final equation indicates that the reference and the unknown, relative to some point (which may be 0V or some bias voltage), have opposite polarity. Thus, if it is desired to measure 0 to +5V, the reference voltage must be -5V. If the input is restricted to 2.5 to 5V, the reference can be 0V as the integrator and comparator are biased at +2.5V (then the 0V is in fact -2.5V relative to the biasing voltage, and the input range is 0 to 2.5V relative to the same bias voltage).

There are some difficulties with dual polarity conversion using the dual slope method. It is clear from the math above that if the input voltage will be dual polarity, it is necessary to have two references—one of each polarity. The midrange biasing arrangement briefly described above eliminates

the need for two different polarities but does not help very much since two references are still required—one at the positive value and one at the bias value. Ground is the other reference. Further, the need to select one of two references further complicates the circuitry involved to implement the approach. Also, the dual requirement brings up a difficulty with the bias currents of the integrator and comparator. They could add to the slope in one polarity and subtract in the other.

The only real operational difficulty in dual slope systems is establishing the initial conditions on the integrating capacitor. If this capacitor is not at the proper initial conditions, accuracy will be severely impaired. *Figure 12* indicates a switch across the capacitor as a means of initializing it. In a software driven system, the initialization can be accomplished by doing two successive conversions. The result of the first conversion is discarded. It is performed only to initialize the capacitor. The second conversion produces the valid result. One need only insure that there is not significant time lapse between the two conversions. They should take place immediately after one another.

This approach obviously lengthens conversion time but it eliminates many problems. The alternative to this approach of two successive conversions is to take a great deal of care in insuring the initial state of the integrating capacitor and in selecting op amps and comparators with low offsets.

4.2 THE BASIC DUAL SLOPE TECHNIQUE

Figure 13 indicates an implementation of the basic dual slope technique. This is a single polarity system and thus requires only the single reference voltage. The circuit of *Figure 13* is perhaps not the cheapest way to implement such a scheme but it is representative and illustrates the factors that must be considered.

Consider first the means of initializing the integrating capacitor C1. The routine here connects the input to ground and does a conversion on zero volts as a means of initialization. Subsequently—and this is typical of the more usual technique—two conversions are performed. The first conversion is to initialize the capacitor. The second conversion yields the result. Some form of initialization or calibration procedure is required to achieve optimum accuracy from dual slope conversion schemes.

The comparator in this circuit is used in the inverting mode and has positive feedback as recommended in the LM111 data sheet. The voltage reference is the LH0070, which is a 0.01% reference. A resistive voltage divider on the LH0070 creates the 5V value. The use of the voltage divider brings up two difficulties (which can be overcome if the LH0070 is used at its full value, thus eliminating the divider, and the result properly scaled in the microcontroller or series integrating resistor increased). First, the impedance of the reference must be small relative to the series resistance used in the integrator. If this were not the case, the slopes would




FIGURE 13. Basic Dual Slope Integration A/D Scheme

TL/DD/6935-20

show an effect due to the difference in the R value between the applied reference voltage and the unknown input. (By the same token, the output impedance of the source supplying the unknown must also be small relative to that series integrating resistor). Secondly, the bias currents of the integrator may be such as to affect the reference voltage when it is coming from a simple resistor divider. Both problems are reduced if small resistor values are used in the divider. Note also that current mode switching would reduce the problem as well. It should be pointed out that the errors introduced by these problems are not gross deviations from the expected value. They are small errors that will not make much difference in the majority of applications. They are, however the kind of errors that can make the difference between a system accurate to 10 bits and one accurate to 12 bits (assuming all other factors are the same).

Figure 14 shows the flow chart and code required to implement the basic dual slope technique as shown in Figure 13. Under laboratory conditions an accuracy of 12 bits ± 1 bit was achieved. The method is slow, with the maximum conversion time equal to $2 \times T_{REF}$. Notice that the accuracy of V_{CC} and that of the integrating resistor and capacitor are not involved in the accuracy of the result. The accuracy of V_{REF} is, of course, controlling if absolute accuracy—rather than ratiometric accuracy—is desired. The absolute accuracy of the circuit can be no better than the accuracy of the reference. If ratiometric accuracy is all that is required, there is no particular problem. The accuracy is merely relative to the reference. The R and C values do not impact the accuracy because the integration in both directions is being done through the same R and C. Results would be quite different if a different value of R or C was used for one of the slopes.


```

DUALIP: DGI      1      ; HOLD THE INPUT TO GROUND TO RESET THE
        LBI      2, 11   ; INTEGRATING CAPACITOR
        JSRP     CLEAR   ; CLEAR THE COUNTER
        JSR      INCRA    ; TO GET US CLOSE, NEXT READING IS REAL
CLEARP: LBI      2, 11   ; NOW CLEAR THE COUNTER
        JSRP     CLEAR   ; MAKE SURE COUNTER CLEARED TO ZERO
        ; 1, 15 = 0 AND START AT 1, 13 FOR COUNT = 4096
        ; 1, 15 = 14 AND START AT 1, 12 FOR COUNT = 8192
        ; 1, 15 = 12 AND START AT 1, 12 FOR COUNT = 16384
        ; FOLLOW SAME PATTERN FOR OTHER COUNTS
        ;
MEASURE: JSR      INCRA    ; RUN THRU THE INCREMENTS
        ; NOW HAVE THE BINARY VALUE, USE IT AS IS OR
        ; MULTIPLY BY (VREF/TOTAL COUNT) TO CREATE THE VOLTAGE
        ; RESULT--THEN CONTINUE WITH THE OPERATION
        LBI      2, 11
        JSRP     CLEAR   ; CLEAR THE COUNTER
        JSR      INCRA    ; TO GET CAP CLOSE TO 0 AGAIN
        JP       CLEAR2
        ; FOLLOWING SUBROUTINE INCRA IS THE REAL PART OF THE ROUTINE
        ; CONCERNED WITH THE COUNTING FOR THE CONVERSION.
INCRA:  LBI      1, 15    ; R1 IS CLEARED PRIOR TO START
        STI      15      ; PRESET THE COUNTER FOR 4096
        DGI      4        ; APPLY VIN
INCR:   LBI      1, 12
        SC
BINAD1: CLRA
        ASC
        NOP
        XIS
        JP       BINAD1
        NOP      ; 2 NOPS TO EQUALIZE TIMES
        NOP
        SKC
        JP       INCR
        DGI      2        ; DONE, NOW APPLY VREF
INCRG:  LBI      2, 12    ; COUNT UNTIL COMPARATOR CHANGES
        SC
BINAD2: CLRA
        ASC
        NOP
        XIS
        JP       BINAD2 ; STRAIGHT LINE THE ADD FOR SPEED
        ININ      ; SAVE WORDS BY USING G
        AISC      8      ; SEE IF IN3=1
        JP       INCR2   ; IN3 IS 0, KEEP COUNTING
OUTPUT: DGI      1        ; KEEP INPUT AT 0
        RET

```

FIGURE 14A. Dual Slope A/D Code

TL/DD/6935-47




TL/DD/6935-21

FIGURE 14B. Basic Dual Slope A/D Flow Chart


4.3 MODIFIED DUAL SLOPE TECHNIQUE

General

The basic idea of the modified dual slope technique is the same as that of the basic approach. The modified approach eliminates the need for dual polarity references and is also more forgiving in the selection of the op amp and comparator required. Figure 15 illustrates the basic idea.



TL/DD/6935-22



TL/DD/6935-23

FIGURE 15. Modified Dual Slope — Basic Concept

The math analysis is much the same:

$$I_X = C \frac{dV}{dt} = (V_X - V_{MAX})/R$$

$$V_X - V_{MAX} = RC \frac{dV}{dt}$$

$$(V_X - V_{MAX})T_1 = RC$$

$$V = (V_X - V_{MAX})T_1/RC$$

Similarly:

$$I_{REF} = C \frac{dV}{dt} = (V_{REF} - V_{MAX})/R$$

$$(V_{REF} - V_{MAX})T_X = -VRC$$

$$V = - (V_{REF} - V_{MAX})T_X/RC$$

$$(V_{MAX} - V_{REF})T_X = (V_X - V_{MAX})T_1$$

$$V_X = V_{MAX} + (V_{MAX} - V_{REF})T_X/T_1$$

The main difference between this and the basic approach is the offset voltage V_{MAX} . The main restriction is that all input voltage values (V_X) are less than V_{MAX} . It is also apparent that the total count is proportional to the difference between V_{MAX} and V_X . The only significant effect of this is, however, to slightly complicate the arithmetic required to arrive at a value for V_X .

Given that the input voltage V_X is always less than V_{MAX} , the modified dual slope technique is automatic polarity. This fact comes straight out of the equation above. Thus dual polarity references are not required. However, two precise voltages are required: V_{MAX} and V_{REF} . However, the V_{MAX} value can be used for a zero adjust as indicated in Figure 16. This means that the V_{MAX} value need not be so precise as it will be adjusted in a calibration procedure to produce a zero output. This adjustment amounts to a compensation for the bias currents and offsets. Thus the COP420 can use the supposed value of V_{MAX} with V_{MAX} later being "tweaked" to give the proper result at zero input. In addition, the initialization loop for the integrating capacitor includes the comparator. Thus the initial condition on the capacitor becomes

not zero but the sum of the offset voltages of the comparator and op amp. Thus the choice of these components is not critical in a modified dual slope approach.

An Example of the Modified Dual Slope Approach

Figure 16 illustrates an implementation of the modified dual slope technique. The system is calibrated by holding V_{IN} to ground and then adjusting V_{MAX} for a "0" result. Capacitor C1 is the integrating capacitor. Capacitor C2 is used only to cause a rapid transition on the comparator output. C2 is especially useful if an op amp is being used as the comparator stage. Resistor R1 is just part of the capacitor initializing loop. An LH0070 is being used to generate the reference voltage and the V_{MAX} value. The discussion previously about these being hard sources is equally relevant here. In fact, this problem was much more significant in this particular implementation and made the difference between a 10 and 12 bit system. As shown, the technique was accurate to 10 bits. Another bit was obtained when the V_{MAX} and V_{REF} values were buffered. It must be remembered that when trying to achieve accuracies of this magnitude board layout, parts placement, lead length, etc. become significant factors that must be specifically addressed by the user.

There are some other considerations in using this technique. The amount of time required to count the specified number of counts starts to become a significant factor. If it takes "too long" to do the counting, the capacitor can charge to either supply voltage depending on which direc-

tion it is integrating. This causes the wave shape shown in Figure 15 to flatten out. This effectively limits the input range for all accuracy is lost once that waveform flattens out. In fact, this was the limiting factor on the accuracy in Figure 16 as shown. Given the amount of time required for an increment of the counter for T_{REF} (or T_X), it was not possible to reach the 4096 counts required for 12 bit accuracy before the waveform flattened out. Decreasing the total count solves the problem at the expense of accuracy. It is therefore desirable to keep the loop time required for an increment as fast as possible. The code to implement Figure 16 is shown in Figure 17 and reflects that concern. The other way to solve the problem is to use a large value for R and C. This is the easiest solution and preserves accuracy. Its cost is increased conversion time.

Both the basic and modified dual slope schemes can be very accurate and are commonly used. They tend to be relatively slow. In many applications, however, speed is not a factor and these approaches can serve very well. There are various approaches to dual slope analog to digital conversion which try to improve speed and/or accuracy. These are usually multiple ramping schemes of one form or another. The heart of the approach is the basic scheme described above. It is not the purpose here to delve into all the possible ways that dual slope conversion may be accomplished. The control software is not significantly different regardless of which particular variation is used. The basic ramping control is the same as that indicated here.




FIGURE 16. Modified Dual Slope Integration

TL/DD/6935-24

The number of components required to implement a dual slope scheme is not related to the desired accuracy. The approach is generally tolerant as to the op amps and comparators used as long as proper care is given to the initialization of the integrating capacitor.

Precise references are not required if a ratiometric system is all that is required. Cheaper switches can be safely used. The dual slope scheme controlled by a COPS microcontroller can be a very cost effective solution to an analog to digital conversion problem.

```

CIRCAP: DGI      1      ; APPLY VREF AND ENABLE RESET PATH
CLEAR2: LBI      2, 11   ; NOW CLEAR THE COUNTER
        JSRP      CLEAR
        ; J, 15=15, 1, 14=4 AND START AT 1, 12 FOR COUNT = 3072
        ; J, 15 =15 AND START AT 1, 12 FOR COUNT = 4096
        ; J, 15 = 14 AND START AT 1, 12 FOR COUNT = 8192
        ; J, 15 = 12 AND START AT 1, 12 FOR COUNT = 16384
        ; FOLLOW SAME PATTERN FOR OTHER COUNTS
        ;
MEASURE: JSR      INCRA   ; RUN THRU THE INCREMENTS
        ; HAVE THE VALUE AT THIS POINT, DO WHAT THE APPLICATION
        ; REQUIRES--REMEMBER, TO CREATE REAL VALUE MUST MULTIPLY
        ; RESULT BY (VREF-VMAX)/TOTAL COUNT AND THEN SUBTRACT
        ; THAT RESULT FROM VMAX--DO IT IN DECIMAL OR BINARY, WHICHEVER
        ; IS BEST FOR THE APPLICATION
        LBI      1, 11   ; MAKE SURE SPACE IS CLEARED
        JSRP      CLEAR
        LBI      2, 11
        JSRP      CLEAR
        JSR      INCRB   ; FOR TEST-KEEP IT CLOSE
        LBI      1, 11   ; MAKE SURE COUNTER IS CLEARED
        JSRP      CLEAR
        JP       CLEAR2
INCRA:   LBI      1, 14
        STII     4      ; PRESET HERE FOR SMALLER COUNT
        STII     15     ; PRESET THE COUNTER FOR 4096
INCR1:   DGI      2      ; APPLY VIN AND ENABLE FEEDBACK
INCR:    LBI      1, 12
        SC
BINAD1:  CLRA
        ASC
        NOP
        XIS
        JP       BINAD1
        NOP      ; 2 NOPS TO EQUALIZE TIMES
        NOP
        SKC
        JP       INCR
        DGI      0      ; DONE, NOW APPLY VREF
INCR2:   LBI      2, 12   ; COUNT UNTIL COMPARATOR CHANGES
        SC
BINAD2:  CLRA
        ASC
        NOP
        XIS
        JP       BINAD2 ; STRAIGHT LINE THE ADD FOR SPEED
        ININ     ; SAVE WORDS BY USING G
        AISC     8      ; SEE IF IN3=1
        JP       INCR2  ; IN1 IS 0, KEEP COUNTING
OUTPUT:  DGI      1      ; CLEAR THE CAPACITOR, APPLY VREF
        RET
INCRB:   LBI      1, 14   ; MAKE THE PASS FOR CAP INIT SHORT
        STII     7
        STII     15
        JP       INCR1

```

FIGURE 17A. Modified Dual Slope Code

TL/DD/6935-48




FIGURE 17B. Modified Dual Slope Flow Chart

TL/DD/6935-25


5.0 Voltage to Frequency Converters, VCO's

5.1 BASIC APPROACH

The basic idea of this scheme is simply to use the COP420 to measure the frequency output of a voltage to frequency converter or VCO. This frequency is in direct relation to the input voltage by the very nature of such devices. There are really only two limiting factors involved. First of all, the maximum frequency that can be measured is defined in the microcontroller by the amount of time required to test an input and increment a counter of the proper length. With the COP420 this upper limit is typically 10 to 15 kHz. The other limiting factor is simply the accuracy of the voltage to frequency converter or VCO. This accuracy will obviously affect the accuracy of the result.

Two basic implementations are possible and their code implementation is not significantly different. First, the number of pulses that occur within a given time period may be counted. This is straightforward and fairly simple to implement. The crucial factor is how long that given time period should be. To get the maximum accuracy from this implementation the time period should be one second. Such a time period would allow the distinction between the frequencies of 5000 Hz and 5001 Hz for example (assuming the V to F converter was that accurate or precise). Decreasing the amount of time will decrease the precision of the result. The alternate approach is to measure (by means of a counter) the amount of time between two successive pulses. This period measurement is only slightly more complicated than the pulse counting approach. The approach also makes it possible to do averaging of the measurement during conversion. This will smooth out any changes and add stability to the result. The time measurement technique is also faster than the pulse counting approach. Its accuracy is governed by how finely the time periods can be measured. The greater the count that can be achieved at the fastest input frequency — shortest period — the more accurate the result.

Figure 18 illustrates the basic concept. Figure 19A shows the flow charts and code implementation for both of the approaches discussed above. Note that whatever type of V to F converter is used, the code illustrated in Figure 19A is not significantly changed. In the code of Figure 19A, the interrupt is being used to test an input and thereby decreases the total time loop.



TL/DD/6935-26

FIGURE 18. V to F Converter — Basic Concept

```

MEASURE:      ; MEASURE BY COUNTING PULSES OF V TO F
;
      LEI      2      ; ENABLE INTERRUPT
      LBI      1,14    ; PRESET TIME FOR 122 COUNTS
      STII     5      ; APPROX ONE HALF SECOND
      STII     8      ;
TIME:      SKT      ; USE INTERNAL TIMER TO FIND
      JP      TIME     ; THE 1/2 SECOND
BINADD:      LBI      1,14 ; HAVE GOT IT, INCREMENT COUNTER
      SC
BINADD:      CLRA
      ASC
      NOP
      XIS
      JP      BINADD
      SKC      ; NOW SEE IF DONE
      JP      TIME     ; NO COUNTER OVERFLOW, CONTINUE
      LEI      0      ; DONE, DISABLE INTERRUPT
FIN:      ; AT THIS POINT HAVE THE VALUE--CONVERT IT TO DECIMAL OR
      ; SEND IT OUT OR PROCESS IT FURTHER, WHATEVER IS REQUIRED
      ; BY THE APPLICATION. ARITHMETIC IS REQUIRED TO CREATE THE
      ; VOLTAGE VALUE, USUALLY V A SIMPLE MULTIPLY
      ; MAY HAVE TO DOUBLE THE RESULT TO COMPENSATE LOOKING FOR
      ; ONLY 1/2 SECOND IN THIS CASE
      ;
      JP      MEASURE   ; DO IT OVER AGAIN
      ; =X'OFF
      ; SET ADDRESS TO OFF FOR INTERRUPT
INTENT:      NOP      ; ADDRESS OFF MUST BE NOP FOR INTERRUPT
INTRPT:      LBI      2,12 ; DO ADD OF THE VALUE FOR FREQ CNT
INTRJ:      CLRA      ; STRAIGHT LINE THE CODE FOR SPEED
      ASC
      NOP
      XIS
      CLRA
      ASC
      NOP
      XIS
      CLRA
      ASC
      NOP
      XIS
      CLRA
      ASC
      NOP
      X
      LEI      2      ; ENABLE THE INTERRUPT AGAIN
      RET

```

FIGURE 19A. V to F by Counting Pulses

TL/DD/6935-49




FIGURE 19B. V to F by Counting Pulses

TL/DD/6935-27


```

; USE INTERRUPT FOR CATCHING THE PULSE EDGE
VFPR:      LBI      0,12 ; CLEAR COUNTER SPACE AND FLAG
      STII     0
      STII     0
      STII     0
      STII     0
      LBI      0,12
      LEI      2      ; NOW ENABLE THE INTERRUPT
WAIT:      SC      ; DUMMY WAIT LOOP, WAITING FOR SIGNAL TO
      LBI      0,12 ; INTERRUPT THE CONTROLLER
      JP      WAIT
      ; =X'OFF
      ; SET ADDRESS TO OFF--INTERRUPT ENTRY POINT
INTENT:      NOP      ; REQUIRED FOR INTERRUPT ENTRY
C(RUN):      LBI      0,12 ; NOW CHECKING TO SEE IF SECOND INTERRUPT
      SKMBZ     0      ; I.E., ARE WE DONE?
      JP      DONE
      SHB      0      ; SET BIT FOR NEXT INTERRUPT
      LEI      2      ; ENABLE INTERRUPT AGAIN
PIUSJ:      LBI      0,13 ; NOW START COUNTING
      SC
      CLRA      ; STRAIGHT LINE THE CODE FOR SPEED
      ASC
      NOP
      XIS
      CLRA
      ASC
      NOP
      XIS
      CLRA
      ASC
      NOP
      X
      JP      PLUSJ
DONE:      ; FINISHED WHEN GET HERE--THE COUNT REPRESENTS THE PERIOD
      ; WITH ABOVE CODE, THE ACTUAL PERIOD IS THE COUNT MULTIPLIED
      ; BY 15 (THE NUMBER OF WORDS TO INCREMENT BY 1) PLUS AN OVERHEAD
      ; OF 9 CYCLE TIMES = 24 CYCLE TIMES. AT 4us THIS IS 96 us
      ; OR A FREQUENCY OF JUST OVER 10KHz. MAX COUNT HERE IS 4095.
      ; THIS GIVES A MAXIMUM PERIOD = 61434 CYCLE TIMES (=245.736ms AT
      ; 4us). THIS CORRESPONDS TO A FREQUENCY OF JUST OVER 4Hz
      ; NOTE, THIS IS 12 BIT RESOLUTION

```

FIGURE 19C. A to D with VF Converter/VCO by Measuring Period

TL/DD/6935-50



TL/DD/6935-28

FIGURE 19D. V to F—Measure Period

5.2 THE LM131/LM231/LM331

The LM131 is a standard product voltage to frequency converter with a linear relationship between the input voltage and the resultant frequency. The reader should refer to the data sheet for the LM131 for further information on the device itself and precautions that should be taken when using the device. Figure 20 is the basic circuit for using the LM131. Figure 21 represents improvements that increase the accuracy (by increasing the linearity) of the result. Note that these circuits have been taken from the data sheet of the LM131 and the user is referred there for a further discussion of their individual characteristics. With the LM131 the frequency output is given by the relationship:

$$F_{OUT} = (V_{IN}/2.09) (1/R_T C_T) (R_S/RL)$$

It is clear from the expression above that the accuracy of the result depends upon the accuracy of the external com-

ponents. The circuit may be calibrated by means of a variable resistance in the R_S term (a gain adjust) and an offset adjust. The offset adjust is optional but its inclusion in the circuit will allow maximum accuracy to be obtained. The standard calibration procedure is to trim the gain adjust (R_S) until the output frequency is correct near full scale. Then set the input to 0.01 or 0.001 of full scale and trim the offset adjust to get F_{OUT} to be correct at 0.01 or 0.001 of full scale. With that calibration, the circuit of Figure 20 is accurate to within $\pm 0.03\%$ typical and $\pm 0.14\%$ maximum. The circuit of Figure 21 attains the spec limit accuracy of $\pm 0.01\%$.

5.3 VOLTAGE CONTROLLED OSCILLATORS (VCO's)

A VCO is simply another form of voltage to frequency converter. It is an oscillator whose oscillation frequency is dependent upon the input voltage. Numerous designs for VCO's exist and the reader should refer to the data sheets and application notes for various op-amps and VCO devices. The code in Figure 19 is still applicable if a VCO is used. The only possible difficulty that might be encountered is if the relationship between frequency and input voltage is non-linear. This does not affect the basic code but would affect the processing to create the final result. A sample circuit, taken from the data sheet of the LM358, is shown in Figure 22. The accuracy of the VCO is the controlling factor.

5.4 A COMBINED APPROACH

Elements of the period measurement and pulse counting techniques can be combined to produce a system with the advantages of both schemes and with few problems. Such a system is only slightly more complicated in terms of its software implementation than the approaches mentioned above. Note that in a microcontroller driven system, no additional hardware beyond the voltage to frequency converter is required to implement this approach. Basically, the microcontroller establishes a viewing window during which time the microcontroller is both measuring time and counting pulses. The result can be very precise if two conditions are met. First, when the microcontroller determines that it needs the conversion information, the microcontroller does not begin counting time or pulses until the first pulse is received from the VFC (first pulse after the microcontroller "ready"). Note, the COPS microcontroller could provide a "start conversion" pulse to enable the VFC if such an arrangement were desirable. The time would be counted for a fixed period and the number of pulses would be counted. After the fixed period of time the controller would wait for the next pulse from the VFC and continue to count time until that pulse is received. The ratio of the total time to the number of pulse is a very precise result provided that all the system times are slow enough that the microcontroller can do its job. The speed limits mentioned previously apply here. It is clear that the total time is not fixed. It is some basic time period plus some variable time. This is a little more complicated than simply using a fixed time, but it allows greater accuracies to be achieved. Also, the approach takes approximately the same amount of time for all conversions. It is also faster than the simple pulse counting scheme.




FIGURE 20. Basic LM331 Connection




FIGURE 21. A to D with Precision Voltage to Frequency Converter




FIGURE 22. A to D with VCO


6.0 Successive Approximation

6.1 BASIC APPROACH

The successive approximation technique is one of the more standard approaches in analog to digital conversion. It requires a counter or register (here provided by the COP420), a digital to analog converter, and a comparator. *Figure 23A/B* illustrates the basic idea with the COP420. In the most basic scheme, the counter is reset to zero and then incremented until the voltage from the digital to analog converter is equal to the input voltage. The equality is determined by means of the comparator. *Figure 24B* illustrates the flow chart and code for this most basic approach. The preferred approach is illustrated in *Figure 25A/B*. This is the standard binary search method. The counter or register is set at the midpoint and the "delta" value set at one half the midpoint. The "delta" value is added or subtracted from the initial guess depending on the output of the comparator. The "delta" value is divided by 2 before the next increment or decrement. The method repeats until the desired resolution is achieved. While this approach is somewhat more complicated than the basic approach it has the advantage of always taking the same amount of time for the conversion


regardless of the value of the input voltage. The conversion time for the basic approach increases with the input voltage. The preferred approach is almost always faster than the basic approach. The basic approach is faster only for those voltages near zero where it has only a few increments to perform.

The accuracy of the approach is governed by the accuracy of the digital to analog converter and the comparator. Thus, the result can be as accurate as one desires depending on the choice of those components. Digital to analog converters of various accuracies are readily available as standard parts. Their cost is usually in direct relation to their accuracy. The reader should refer to the National Semiconductor Data Acquisition Handbook for some possible candidates for digital to analog converters. It is not the purpose here to compare those parts. The COPS interface to these parts is generally straightforward and follows the basic schematics shown in *Figure 23*. The user should take note and make sure the input and output ports of the converter are compatible — in terms of voltages and currents — with the COPS device. This is generally not a problem as most of the parts are TTL compatible on input and output. The precautions and restrictions as to the use of any given device are governed by that device and are indicated in the respective data sheets.



TL/DD/6935-32

FIGURE 23A. Basic Parallel Implementation



TL/DD/6935-33

FIGURE 23B. Basic Serial Implementation

```

; 8 BIT SUCCESSIVE APPROXIMATION--BASIC SCHEME
; COMPARATOR INPUT TO COP = IN3
; OUTPUTS TO D TO A ARE L7 THRU L0 WITH L7 = MSB, L0 = LSB


CONVRT: LBI    2, 14    ; SET THE RESULT VALUE TO ZERO
        STII    0
        STII    0
        LEI    4        ; ENABLE THE L PORT AS OUTPUTS
        JP      OUTPUT
INCR:    SC          ; ROUTINE FOR INCREMENTING THE RESULT VALUE
PIUS1:   CLRA
        LBI    2, 14
        ASC
        NOP
        XIS
        JP      PLUS1
OUTPUT:  LBI    2, 15    ; SEND THE RESULT VALUE, STORED IN 2, 15-2, 14 TO
        LD      ; Q AND THEREBY OUT THROUGH L
        XDS
        CAMQ
        JSR     DELAY    ; THIS IS ANY CONVENIENT ROUTINE TO MAKE SURE
                        ; THAT THE COP DOES NOT TEST THE COMPARATOR UNTIL
                        ; THE D TO A CONVERTER HAS HAD ENOUGH TIME TO DO
                        ; THE CONVERSION--THE AMOUNT OF TIME REQUIRED
                        ; IS CLEARLY DEPENDANT UPON THE D TO A CONVERTER
                        ; USED
        ININ      ; NOW READ THE COMPARATOR INPUT TO COP
        AISC     8    ; COULD SAVE A WORD IF USE G LINE AS INPUT
        JP      INCR  ; INPUT VOLTAGE STILL > CONVERTED ANALOG VOLTAGE

; CONVERSION DONE AT THIS POINT--THE COMPARATOR HAS CHANGED STATE
; HENCE, CONVERTED ANALOG VOLTAGE > INPUT VOLTAGE--SO STOP

```

TL/DD/6935-51

FIGURE 24A. Code for Basic Approach of Successive Approximation



TL/DD/6935-34

FIGURE 24B. Basic Approach, Successive Approximation


```

; 8 BIT BINARY SEARCH SUCCESSIVE APPROXIMATION
; INPUT TO COP IS IN3, L BUS IS OUTPUT TO D TO A, L7=MSB, L0=LSB
; COMPARTOR=0 WHEN D TO A VOLTAGE > VIN, OTHERWISE = 1

BINSRH: LBI    3, 14    ; SET INCREMENT = MAX VALUE/2 (WILL BECOME
      STII    0        ; MAX VALUE/4 BEFORE FIRST USE)
      STII    8
      LBI    2, 14    ; SET INITIAL VALUE OF RESULT TO MAX VALUE/2
      STII    0
      STII    8
      LEI    4        ; ENABLE THE L BUS AS OUTPUTS
      LBI    1, 15    ; NOW SET UP THE BIT COUNTER-OVERFLOW WHEN 8 BITS
      CLRA
      AISC   9        ; DO IT THIS WAY FOR COMPATIBILITY WITH INCREMENT
      OUTPUT: X    3   ; SAVE THE BIT COUNTER VALUE AND POINT TO RESULT
      LD
      XDS
      CAMQ
DIVIDE:  LBI    3, 15    ; DIVIDE THE INCREMENT VALUE BY 2, CAN BE DONE
      LD        ; IN SEVERAL WAYS SINCE THIS IS A VERY SPECIAL
      DIVA:    AISC   8    ; PURPOSE DIVIDE FUNCTION
      JP      DIV1      ; ALSO, DO THE DIVIDE HERE TO GIVE THE D TO A TIME
      STII    4        ; TO DO THE DIGITAL TO ANALOG CONVERSION
      JP      TEST
DIV1:   AISC   4
      JP      DIV2
      STII    2
      JP      TEST
DIV2:   AISC   2
      JP      DIV3
      STII    1
      JP      TEST
DIV3:   LBI    3, 14
      AISC   1
      JP      DIVA
      STII    8
      STII    0
      ; DEPENDING ON THE D TO A USED, MAY NEED MORE DELAY HERE
      ; MUST BE SURE THE RESULT IS STEADY BEFORE TEST THE COMPARTOR
TEST:   LBI    3, 14
      ININ    8        ; COULD SAVE A WORD IF USED G LINE AS INPUT
      AISC   INCR
      JP      INCR
DECR:   SC
      SUB:    LD    1    ; INPUT LESS THAN D TO A CONVERTED VOLTAGE
      CASC   ; SUBTRACT THE INCREMENT VALUE FROM RESULT
      NOP
      XIS    1
      JP      SUB
      JP      BITPL1
INCR:   RC
      ADD:    LD    1    ; INPUT > D TO A CONVERTED VOLTAGE
      ASC    ; ADD THE INCREMENT VALUE TO RESULT VALUE
      NOP
      XIS    1
      JP      ADD
      JP      BITPL1
BITPL1: LBI    1, 15    ; NOW INCREMENT BIT COUNTER TO SEE IF DONE
      LD
      AISC   1
      JP      OUTPUT
      ; CONVERSION DONE AT THIS POINT
  
```

TL/DD/6935-52

FIGURE 25A. Binary Search Successive Approximation Code



TL/DD/6935-35

FIGURE 25B. Binary Search Successive Approximation Flow Chart

6.2 SOME COMMENTS ON RESISTOR LADDERS

If the user does not wish to use one of the standard digital to analog converters, he can always build one of his own. One of the most standard methods of doing so is to use a resistor ladder network of some form. *Figure 26* illustrates the basic forms of binary ladders for digital to analog converters. The figures also show the transition from the basic binary weighted ladder in *Figure 26A* to the standard R-2R ladder *Figure 26C*.

Consider *Figure 26A*. The choice of the terminating resistor is made by hypothesizing that the ladder were to go on ad infinitum. It can then be shown that the equivalent resistance at point X in that figure would be equal to $128R$, the same value as the resistor to the least significant bit output. This fact is used to create the intermediate ladder of *Figure 26B*. This step is done because it is usually undesirable to have to find the multitude of resistor values required in the basic binary ladder. Thus, the modification in *Figure 26B* significantly reduces the number of resistor values required. As stated earlier, the resistance looking down the ladder at point X in *Figure 2* is equal to the resistor connected to the binary output at that point; here the value is $2R$. Remembering the objective is to minimize the number of different values required, if we simply use the same R-2R arrangement as before with a termination of $2R$ we get an effective resistance at point Y of *Figure 26B* or $0.5R$. This means that a serial resistance of $1.5R$ is required to maintain the integrity of the ladder. If we carry this on through 8 bits, the circuit of

Figure 26B results. From this it is only a small step to create the standard R-2R network. The analysis is the same as done previously.

There is absolutely no restriction that the ladders must be binary. A ladder for any type of code can be constructed with the same techniques. Ladders comparable to *Figures 26A* and *26B* are shown in *Figure 27* for a standard 8421 BCD code. With the BCD code, the input must be considered in groups of digits with four bits creating one digit. This is the direct analog of 1 binary digit per unit. We need four inputs to create one decimal digit. Thus the resistor values in each decimal digit are 10 times the values in the previous decimal digit just as the resistor value for each successive binary digit was twice the value for the preceding binary digit. Note that this analysis can be easily extended to any code. The termination resistance is calculated in the same manner—assume the decimal digit groupings extend out to infinity. It can be shown that the resistance of the ladder at point X in *Figure 27A* is $480R$. Thus *Figure 27A* represents the basic 8241 BCD ladder for three digit BCD number. This termination resistance will vary with where it is placed. Basically this resistance is equal to nine times (for a decimal ladder) the parallel resistance of the last digit implemented. (This relation can be shown mathematically if one desired, the multiplier = 1 for binary systems, 9 for decimal systems, etc.) Thus the termination resistance would be $48R$ if the network were terminated after the 2nd digit and $4.8R$ if the network were terminated after the 1st digit implemented. In




FIGURE 26. Binary Ladders

TL/DD/6935-36


Figure 27B we are attempting to use only the resistor values for one decimal digit. This means that the last terminating resistor must be a $4.8R$ by the analysis above. Thus at point X in Figure 27B we must have an equivalent of resistance of $4.8R$. The equivalent resistance at point Y of Figure 27B, looking down from the ladder, is $0.48R$. Thus the other series resistance must be $4.32R$ ($4.8R - 0.48R$). Thus the network of Figure 27B results.

Generally, ladders can be very effective tools when understood and used properly. They can be significantly more involved than indicated here. There are a number of texts and articles that cover the subject very nicely and the reader is referred to them if more information on ladder design, the use of ladders, and advanced techniques with ladders is desired.

One final note is of some interest. The ladders may be readily constructed for any type of code to create the analog voltage. Note that there is no restriction that the code, or the ladder network, be linear. Thus, effective use of ladder networks may significantly reduce system difficulties and

complexities caused by the fact that the analog to digital conversion is being performed on a voltage source that changes nonlinearly, for example a thermistor temperature probe. By using the properly designed ladder network, the nonlinearity can effectively be eliminated from consideration in the code implementation of the analog to digital conversion.

The accuracy of ladders is a direct function of the accuracy of the resistors and the accuracy of the voltage source inputs. This is obvious since the analog voltage is in fact created by means of equivalent voltage dividers created when the various inputs are on or off. It is also essential that the ladder sources be the precise same value at all inputs to the ladder network. If this is not the case, errors will be introduced. In addition, the output impedance of the voltage source should be as small as possible. The success of the ladder scheme depends on the ratios of the resistance values. Inaccuracies are introduced if those ratios are disturbed. Some possible implementations of the successive approximation approach with a ladder network used for the digital to analog conversion are indicated in Figure 28.



TL/DD/6935-37

FIGURE 27. 8421 BCD Ladders

Note that these are functional diagrams. Feedback or hysteresis for comparator stabilization are not shown. The reader should be aware that his particular application may require that these factors be considered. *Figure 28A* is the simplest scheme and also the least accurate. With little or no load, the high output level of the L buffer should be very close to V_{CC} and the low level close to ground. Also the output impedance of the buffers must be considered. Therefore, rather large resistor values are used—both to keep the load very small and to dwarf the effect of the output imped-

ance. With the configuration in *Figure 28A*, four bit accuracy is about the best that can be achieved. By being extremely careful and using measured values, an additional bit of accuracy may be obtained but care must be used. However, the schematic of *Figure 28A* is very simple. *Figure 28B* represents the next step of improvement. Here we have placed CMOS buffers in the network. This eliminates the output impedance and reduces the level problems of the circuit of *Figure 28A*. The CMOS buffer will swing rail to rail, or nearly so. The accuracy of V_{CC} and the resistor network is then




FIGURE 28. Interfaces to Ladder Networks

Figure 30 is the flow chart and code required to do the interfacing. As can be seen, the overhead in the COP420 device is very small. The choice of inputs and outputs is arbitrary. The only pin that is more or less restricted is the use of SK as the clock for the converter. SK is clearly the output to use for that function as, when properly enabled, it provides pulses at the instruction cycle rate.

7.3 ADC0801/2/3/4 INTERFACE

The ADC0801 family of analog to digital converters is very easy to interface and is generally a very useful offboard con-

verter. The interface is not significantly different from that of the ADC0800, but the ADC0801 family are a much better device. The four control signals are somewhat different, although there are still four control lines. Here we have a chip select, a read, a write, and an interrupt signal. All are negative going signals. Start conversion is the ANDing of chip select and write. Output enable is the ANDing of chip select and read. The interrupt output is an end convert signal of sorts. The device may be clocked externally or an RC may be connected to it and it will generate its own clock for the conversion. In addition the device has differential inputs


```

MEASUR: LEI    0      ; FLOAT THE L LINES
        SC
START2: CLRA          ; MAKE SURE SD STAYS ZERO
        XAS          ; MAKE SURE SK STAYS CLOCK
        DGI    2      ; SEND START PULSE
        DGI    0
        LBI    2,13
READ11: ININ
        AISC    14     ; WAIT FOR EOC SIGNAL
        JP      READ11
        DGI    4      ; HAVE EOC, ENABLE OUTPUTS
        INL          ; READ THE L LINES
        X
        COMP          ; CREATE PROPER POLARITY
        XDS
        COMP
        X
        DGI    0      ; DISABLE ADC0800 OUTPUT
        ; HAVE THE RESULT AT THIS POINT--USE IT IN WHATEVER
        ; MANNER IS REQUIRED BY THE APPLICATION
        LBI    2,10
        JSRP    CLRR
        JP      MEASUR

```

TL/DD/6935-53

FIGURE 30A. A to D with ADC0800



TL/DD/6935-42

FIGURE 30B. ADC0800 Interface Flow

which allow the 8-bit conversion to be performed over a given window or range of input voltages. The reader should refer to the ADC0801 family data sheet for more information. *Figure 31* indicates a basic interface of the ADC0801 family to the COP420. Again, the interface is simple and straightforward. The code required to interface to the device is minimal. *Figure 32* illustrates the flow chart and code required to do the interface.




FIGURE 31. COP420—ADC0801 Family Interface

TL/DD/6935-43


```

; INTERFACE TO NAKED 8
;
NAKED8: OGI    15    ; SET ALL G LINES HIGH (USUALLY DONE AT
; POWER UP
LEI      0        ; TRI STATE THE L LINES FOR READING
LOOP:   OGI      14    ; SEND CHIP SELECT LOW (CS BRACKETS OTHER SIGNAL)
OGI      10        ; CS LOW AND WR LOW = START CONVERSION
OGI      14        ; RAISE WR
OGI      15        ; RAISE CS, NAKED 8 IS NOW CONVERTING
LOOP2:  INTR     ; WAIT FOR THE INTR SIGNAL--COULD SAVE THIS TEST
AISC     8        ; IF USED IN1 AND THE INTERRUPT FEATURE OF COP4
JP       READ     ; INTR IS LOW, DATA IS READY
JP       LOOP2
READ:   LBI      0,0    ; SET UP RAM LOCATION FOR READ
OGI      14        ; SEND CS
OGI      12        ; SEND CS AND READ = OUTPUT ENABLE
NOP      ; WAIT--NEED WAIT ONLY 125NS, BUT 1 CYCLE IS MIN
; TIME WE CAN WAIT
INL      ; READ THE L LINES
OGI      15        ; TURN OFF THE NAKED 8--CS AND RD HIGH
;
; DONE AT THIS POINT, DO WHATEVER IS REQUIRED WITH THE RESULT
;

```

FIGURE 32A. COP420/ADC0801 Family Sample Interface Code

TL/DD/6935-54



TL/DD/6935-44

FIGURE 32B. COP420/ADC0801 Family Interface Flow

8.0 Conclusion

Several analog to digital techniques using the COPS family have been presented. These are by no means the only techniques possible. The user is limited only by his imagination and whatever parts he can find. The COPS family of parts is extremely versatile and can readily be used to perform the analog to digital conversion in almost any method. Generally, those techniques where the COPS device is doing the counting or timekeeping are slow. However, those techniques are generally slow inherently. The fastest methods are those where the conversion is being done offboard and the COPS device is merely reading the result of the conversion when required. Also, an attempt has been made to illustrate the lower cost techniques of analog to digital

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

conversion. This, by itself, restricts most of the techniques described to about 8-bits accuracy. As was mentioned several times, the greater the accuracy that is desired the more accurate the external circuits must be. Ten and twelve-bit accuracies, and more, require references that are accurate. These get very expensive very rapidly. There is nothing inherent in the COPS devices that prevents them from being used in accurate systems. The precautions are to be taken in the system regardless of the microcontroller. The only problem is that, in those accurate systems where the COPS device is doing the timekeeping and counting, this increased accuracy is paid for by increased time to perform the conversion.

Several devices have been used in conjunctions with the COPS device in the previous sections. It is again recommended that the user refer to the specific data sheets of those devices when using any of those circuits. It must again be mentioned that the standard precautions when dealing with analog signals and circuits must be taken. These are described in the National Semiconductor Linear Applications Handbook and in the data sheets for the various linear devices. These precautions are especially significant when greater accuracy is desired.

The COPS family of microcontrollers has shown itself to be very versatile and powerful when used to perform analog to digital conversions. Most techniques are code efficient and the microcontroller itself is almost never the limiting factor. It is hoped that this document will provide some guidance when it is necessary to perform analog to digital conversion in a COPS system.

9.0 References

1. "Digital Voltmeters and the MM5330", National Semiconductor Application Note AN-155.
2. Walker, Monty, "Exploit Ladder Network Design Potential". Part One of two part article on ladder networks. Magazine and date unknown.
3. Wyland, David C., "VFC's give your ADC design high resolution and wide range". *EDN*, Feb. 5, 1978.
4. Redfern, Thomas P., "Pulse Modulation A/D Converter" *Society of Automotive Engineers Congress and Exposition Technical paper #780435*, March 1978.
5. National Semiconductor Linear Applications Handbook, 1978.
6. National Semiconductor Linear Databook, 1980.
7. National Semiconductor Data Acquisition Handbook, 1978.



National Semiconductor Corporation
1111 West Bardin Road
Arlington, TX 76017
Tel: 1(800) 272-9959
Fax: 1(800) 737-7018

National Semiconductor Europe
Fax: (+49) 0-180-530 85 86
Email: cnjwge@tevm2.nsc.com
Deutsch Tel: (+49) 0-180-530 85 85
English Tel: (+49) 0-180-532 78 32
Français Tel: (+49) 0-180-532 93 58
Italiano Tel: (+49) 0-180-534 16 80

National Semiconductor Hong Kong Ltd.
19th Floor, Straight Block,
Ocean Centre, 5 Canton Rd.
Tsimshatsui, Kowloon
Hong Kong
Tel: (852) 2737-1600
Fax: (852) 2736-9960

National Semiconductor Japan Ltd.
Tel: 81-043-299-2309
Fax: 81-043-299-2408