- Functionally Interchangeable With Siliconix DG182, DG185, DG188, DG191 With Same Terminal Assignments
- Monolithic Construction
- Adjustable Reference Voltage
- JFET Inputs

description

The TL182, TL185, TL188, and TL191 are monolithic high-speed analog switches using Bi-MOS technology. They comprise JFET-input buffers, level translators, and output JFET switches. The TL182 switches are SPST; the TL185 switches are DPST. The TL188 is a pair of complementary SPST switches as is each half of the TL191.

A high level at a control input of the TL182 turns the associated switch off. A high level at a control input of the TL185 turns the associated switch on. For the TL188, a high level at the control input turns the associated switches S1 on and S2 off.


The threshold of the input buffer is determined by the voltage applied to the reference input (V_{ref}) . The input threshold is related to the reference input by the equation $V_{th} = V_{ref} + 1.4$ V. Thus, for TTL compatibility, the V_{ref} input is connected to ground. The JFET input makes the device compatible with bipolar, MOD, and CMOS logic families. Threshold compatibility may, again, be determined by $V_{th} = V_{ref} + 1.4$ V.

The output switches are junction field-effect transistors featuring low on-state resistance and high off-state resistance. The monolithic structure ensures uniform matching.


BI-MOS technology is a major breakthrough in linear integrated circuit processing. BI-MOS can have ion-implanted JFETs, p-channel MOS-FETs, plus the usual bipolar components all on the same chip. BI-MOS provides for monolithic circuit designs that previously have been available only as expensive hybrids.

C-suffix devices are characterized for operation from 0°C to 70°C, I-suffix devices are characterized for operation from –25°C to 85°C and M-suffix devices are characterized for operation over the full military temperature range of –55°C to 125°C.


- Uniform On–State Resistance for Minimum Signal Distortion
- ±10-V Analog Voltage Range
- TTL, MOS, and CMOS Logic Control Compatibility



TL188...N PACKAGE (TOP VIEW)




TL191 . . . N PACKAGE (TOP VIEW)




NC-No internal connection

TL182 twin SPST switch

schematic (each channel)



symbol




FUNCTION TABLE (each half)


INPUT	SWITCHES
A	SW1 AND SW2
L	On (closed)
H	Off (open)

TL185 twin DPST switch

schematic (each channel)



symbol



FUNCTION TABLE (each half)


(000)									
INPUT A	SWITCHES SW1 AND SW2								
L	Off (open)								
Н	On (closed)								



TL188 dual complementary SPST switch

schematic (each channel)


symbol




TL191 twin dual complementary SPST switch



symbol





FUNCTION TABLE (each half)


INPUT	SWITCHES								
Α	SW1	SW2							
L	Off (open)	On (closed)							
Н	On (closed)	Off (open)							



TL182, TL185, TL188, TL191 Bi-MOS SWITCHES

D2234, JUNE 1976 — REVISED SEPTEMBER 1986

functional block diagram



See the preceding two pages for operation of the switches.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Positive supply to negative supply voltage, V _{CC} – V _{EE}	36 V
Positive supply voltage to either drain, V _{CC} – V _D	
Drain to negative supply voltage, V _D – V _{EE}	33 V
Drain to source voltage, V _D – V _S	
Logic supply to negative supply voltage, V _{II} – V _{FF}	36 V
Logic supply to logic input voltage, $V_{11} - V_1 \dots \dots$	33 V
Logic supply to reference voltage, V _{I L} – V _{ref}	33 V
Logic input to reference voltage, V _I – V _{ref}	33 V
Reference to negative supply voltage, V _{ref} – V _{FF}	
Reference to logic input voltage, V _{ref} – V _I	
Current (any terminal)	
Operating free-air temperature range: TL182C, TL185C, TL188C, TL191C	
TL182I, TL185I, TL188I, TL191I –2	25°C to 85°C
TL182M, TL185M, TL188M, TL191M –59	5°C to 125°C
Storage temperature range –69	
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	


>
, V _{ref} = (
ef.
_=
>
$L=5 \text{ V, V}_{re}$
Ŋ
Ш
- 1
<u> </u>
15 V, V _L
>
Q
$V, V_{EE} = 15$
`
II
Щ
ͺШ
5 V, V _E
_
2
$\overline{}$
CC =
()
κ
\sim
'n
ຮ
Ξ
Ŝ
Ξ.
Φ
ぉ
ĕ
<u>=</u>
<u> </u>
뜻
O
æ
\ddot{c}
Ť
ぉ
ヹ
ect

FINE		>	>	۷	<u> </u>	μA	Δď		۸۵	[٩	[С	1				<u> </u>			A	<u> </u>	
TL1_C	MAX	-5	V _{ref} +0.8	20	20	-250	2	100	2	100	-10	-200	100	150	150	300	1.5	9-	4.5	2	1.5	9-	4.5	2
	NIM	V _{ref} +2	8	10	20	0	2	0	2	0	0	0	0	0	0	0	2	2	2	2	2	2	2	2
TL1_!	MAX		V _{ref} +0.8	1	2	-250		100		100	-10	-200	100	150	150	300	1.5	9-	4.5	-2	1.5	9-	4.5	Υ
IL	NIW	V _{ref} +2																						
M	MAX		Vref +0.8	10	20	-250		100		100		-200	22	100	125	250	1.5	-2	4.5	-2	1.5	-2	4.5	-2
M_11J	NIW	V _{ref} +2																						
		$T_A = MIN \text{ to MAX}$	$T_A = MIN \text{ to MAX}$	T _A = 25°C	$T_A = MAX$	$T_A = MIN \text{ to MAX}$	T _A = 25°C	$T_A = MAX$	T _A = 25°C	$T_A = MAX$	T _A = 25°C	$T_A = MAX$	$T_A = MIN \text{ to } 25^{\circ}\text{C}$	$T_A = MAX$	$T_A = MIN \text{ to } 25^{\circ}\text{C}$	$T_A = MAX$		T _A = 25°C			TA = 25°C			
SNOITIONS													TL182,	TL188	TL185,	TL191								
TEST CONDITIONS				$V_S = -10 V$,	$V_{IL} = 0.8 V$	$V_{S} = 10 \text{ V},$	$V_{IL} = 0.8 V$	$V_S = -10 \text{ V},$	$V_{IL} = 0.8 V$		IS = 1 mA,	$V_{IL} = 0.8 V$			Both control inputs at 0 V				Both control inputs at 0 V	· ·				
				V ₁ = 5 V		$V_I = 0$	$V_D = 10 \text{ V},$	$V_{IH} = 2 V,$	$V_D = -10 \text{ V},$	$V_{IH} = 2 V,$	$V_D = -10 \text{ V},$	$V_{IH} = 2 V$,		$V_D = -10 \text{ V},$	$V_{IH} = 2 V$,			Both control				Both control		
PARAMETER		High-level control input voltage	Low-level control input voltage	High-level control input current		Low-level control input current	Off-state drain current		Off-state source current		On-state channel	leakage current		Drain-to-source	on-state resistance		Supply current from V _{CC}	Supply current from VEE	Supply current from VLL	Reference current	Supply current from V _{CC}	Supply current from VEE	Supply current from V _{LL}	Reference current
		ΛIH	VIL	- 1	<u> </u>	IIL.	ا ا	(om)	37.0	(OIII)	(20)3 . (20)	(110)0. + (110)0.			(no)en.		Icc	lEE	ILL	lref	lcc	lee	ILL	lref

switching characteristics, $V_{CC} = 10 \text{ V}$, $V_{EE} = 20 \text{ V}$, $V_{LL} = 5 \text{ V}$, $V_{ref} = 0 \text{ V}$, $T_A = 25^{\circ}C$

		UNIT	su					
	TL1_C	TYP	175	320				
	ı⁻ı⊓⊥	TYP	175	320				
	$TL1_{-M}$	TYP	175	320				
-c, . cc ; . EEc . ; . Iel - c . ; . Ac .		TEST CONDITIONS	D: -300 M CI -30 PE Soc Elouro 1					
)). (comp. m.m. 6		PARAMETER	Turn-on time	Turn-off time				
			ton	toff				

PARAMETER MEASUREMENT INFORMATION




C_L = includes probe and jig capacitance

$$V_S = 3 V \text{ for } t_{on} \text{ and } -3 V \text{ for } t_{off}$$

$$V_0 = V_S \frac{R_L}{R_L + r_{DS(on)}}$$

TEST CIRCUIT



NOTES: A. The solid waveform applies for TL185 and SW1 of TL185 and TL191; the dashed waveform applies for TL182 and SW2 of TL185 and TL191.

B. Vo is the steady-state output with the switch on. Feed through via the gate capacitance may result in spikes (not shown) at the leading and trailing edges of the output waveform.

Figure 1

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1995, Texas Instruments Incorporated