

# MSP430F2013 Device Erratasheet

# 1 Revision History

✓ The check mark indicates that the issue is present in the specified revision.

	ڻ ق	ш	ш	۵	ပ	ω
Errata Number	Rev G	Rev F	Rev E		Rev C	
BCL9				✓	✓	✓
BCL10				✓	✓	✓
BCL11				✓	✓	✓
BCL12	✓	✓	✓	✓	\frac{1}{\sqrt{1}}	✓
BCL13				✓	✓	✓
BCL14	✓	✓	✓			
CPU4	\frac{1}{\sqrt{1}}	\frac{1}{\sqrt{1}}	\frac{1}{\sqrt{1}}	✓	✓	✓
EEM20	✓	✓	✓	\frac{1}{\sqrt{1}}	\frac{1}{\sqrt{1}}	✓
FLASH16	✓	✓	✓	✓	✓	✓
FLASH22				✓	✓	✓
PORT10				✓	✓	✓
SDA2						✓
SDA3	✓	✓	✓	✓	✓	✓
SYS15	✓	✓	✓	✓	✓	✓
TA12	✓	\frac{1}{\sqrt{1}}	\frac{1}{\sqrt{1}}	\frac{1}{\sqrt{1}}	\frac{1}{\sqrt{1}}	✓
TA16	\frac{1}{\sqrt{1}}	✓	✓	✓	✓	✓
TA17						✓
TA21	√ √	√ √	✓ ✓	√ √	√ √	✓
TAB22	✓	✓	✓	✓	✓	✓
USI1						✓
USI2						✓
USI3						
USI4	✓	✓	✓	✓	✓	✓
USI5	√ √ √	√ √	\frac{1}{\sqrt{1}}	\frac{1}{\sqrt{1}}	\frac{1}{\sqrt{1}}	✓
XOSC5	✓	✓	✓	✓	✓	✓
XOSC8			✓	✓	✓	✓



Package Markings www.ti.com

# 2 Package Markings

# PW14 TSSOP (PW), 14 Pin

4Fxxxx

YMSG4

CLLLL #

YM = Year and Month Date Code

LLLL = Assembly Lot Code

S = Assembly Site Code

# = DIE Revision

o = PIN 1

### N14 *PDIP (N), 14 Pin*

₩ YMLLLLS #

MSP430Fxxxx

YM = Year and Month Date Code

LLLL = Assembly Lot Code

S = Assembly Site Code

# = DIE Revision

# RSA16 QFN (RSA), 16 Pin

О м430ғ

xxxx TI YMS

LLLL #

YM = Year and Month Date Code

LLLL = Assembly Lot Code

S = Assembly Site Code

# = DIE Revision

o = PIN 1



#### 3 **Detailed Bug Description**

#### BCL9 **BCS Module**

ACLK divider modifications require delay before entering LPM3 **Function** 

After modifying the DIVAx bits, immediately entering LPM3 can cause the modification to Description

be ignored and the divider settings not to take effect. Reading back the DIVAx bits will indicate the intended setting even when the divider has not been correctly applied.

When the DIVAx bits are modified, a delay of one complete ACLK (VLO or LFXT1CLK) Workaround

period must elapse before entering LPM3. The delay is only necessary the first time LPM3 is entered after the DIVAx bits are modified. After the one-period delay, LPM3

may be entered and exited normally without additional delays.

BCL<sub>10</sub> **BCS Module** 

MCLK = ACLK and P2SEL control bits **Function** 

When using ACLK as the CPU MCLK clock source, the oscillator failsafe feature does Description

> not automatically switch MCLK to the DCO if the P2SEL6 or P2SEL7 bit is cleared. This applies when ACLK = LFXT1 (external low frequency clock source). The CPU will halt

operation since no MCLK signal is present.

Workaround None

BCL11 **BCS Module** 

Watchdog failsafe when using ACLK **Function** 

Description When using ACLK as the WDT+ clock source, the WDT+ oscillator failsafe feature does

not automatically switch to the DCO if the P2SEL6 or P2SEL7 bit is cleared. This applies when ACLK = LFXT1 (external low frequency clock source). The WDT+ will halt

operation since no clock signal is present.

None Workaround

BCL<sub>12</sub> **BCS Module** 

Switching RSELx or modifying DCOCTL can cause DCO dead time or a complete DCO **Function** 

stop

After switching RSELx bits (located in register BCSCTL1) from a value of >13 to a value Description

of <12 OR from a value of <12 to a value of >13, the resulting clock delivered by the

DCO can stop before the new clock frequency is applied. This dead time is

approximately 20 us. In some instances, the DCO may completely stop, requiring a

power cycle.

Furthermore, if all of the RSELx bits in the BSCTL1 register are set, modifying the DCOCTL register to change the DCOx or the MODx bits could also result in DCO dead

time or DCO hang up.

- When switching RSEL from >13 to <12, use an intermediate frequency step. The Workaround

intermediate RSEL value should be 13.



Current RSEL	Target RSEL	Recommended Transition Sequence
15	14	Switch directly to target RSEL
14 or 15	13	Switch directly to target RSEL
14 or 15	0 to 12	Switch to 13 first, and then to target RSEL (two step sequence)
0 to 13	0 to 12	Switch directly to target RSEL

### **AND**

- When switching RSEL from <12 to >13 it's recommended to set RSEL to its default value first (RSEL = 7) before switching to the desired target frequency.

### **AND**

- In case RSEL is at 15 (highest setting) it's recommended to set RSEL to its default value first (RSEL = 7) before accessing DCOCTL to modify the DCOx and MODx bits. After the DCOCTL register modification the RSEL bits can be manipulated in an additional step.

In the majority of cases switching directly to intermediate RSEL steps as described above will prevent the occurrence of BCL12. However, a more reliable method can be implemented by changing the RSEL bits step by step in order to guarantee safe function without any dead time of the DCO.

Note that the 3-step clock startup sequence consisting of clearing DCOCTL, loading the BCSCTL1 target value, and finally loading the DCOCTL target value as suggested in the in the "TLV Structure" chapter of the MSP430x2xx Family User's Guide is not affected by BCL12 if (and only if) it is executed after a device reset (PUC) prior to any other modifications being made to BCSCTL1 since in this case RSEL still is at its default value of 7. However any further changes to the DCOx and MODx bits will require the consideration of the workaround outlined above.

#### BCL13 **BCS Module**

DCO powerup halt **Function** 

When subject to very slow Vcc rise times, the device may enter into a state where the Description DCO does not oscillate. No JTAG access or program execution is possible and the

device will remain in a reset state until the supply voltage is disconnected.

Apply a Vcc poweron ramp >= 10V/second under all power-on/power-cycle scenarios. Workaround

BCL14 **BCS Module** 

Oscillator fault forced in bypass mode when P2SEL.7 bit is not set **Function** 

Description When the LFXT1 oscillator is used in bypass mode and P2SEL.7 is not set, the oscillator fault flag (OFIFG) will be forced to set and cannot be cleared. Due to the failsafe logic,

LFXT1 cannot be used as MCLK in this case. The bug only affects the behavior of the

oscillator fault, the clocking itself works properly.

Workaround Set both P2SEL.6 and P2SEL.7 if the application requires correct function of the oscillator fault flag (e.g. MCLK failsafe logic).

> Setting P2SEL.7 bit disables the GPIO functionality and enables the NOTE: input schmitt trigger of the pin. P2.7 should be tied to a fixed voltage level

(VCC or GND) to prevent cross current.



CPU4 CPU Module

Function PUSH #4, PUSH #8

**Description** The single operand instruction PUSH cannot use the internal constants (CG) 4 and 8.

The other internal constants (0, 1, 2, -1) can be used. The number of clock cycles is

different:

PUSH #CG uses address mode 00, requiring 3 cycles, 1 word instruction

PUSH #4/#8 uses address mode 11, requiring 5 cycles, 2 word instruction

Workaround implemented in assembler.

EEM20 EEM Module

**Function** Debugger might clear interrupt flags

**Description** During debugging read-sensitive interrupt flags might be cleared as soon as the

debugger stops. This is valid in both single-stepping and free run modes.

Workaround None.

FLASH16 FLASH Module

Function Modifying INFOA addresses when LOCKA = 1 will modify main flash memory

**Description** When attempting to write to an address location or perform a segment erase of INFOA

while the LOCKA bit is set, flash memory beginning at main memory location 0xFC40 and extending for 64 bytes to address 0xFC7F will be modified erroneously. These 64 bytes are addressed and modified in place of the INFOA addresses when writes or

erases are performed within the INFOA address space and LOCKA = 1.

Workaround Prior to modifying (writing or erasing) any address within the INFOA Flash memory

segment, properly clear the LOCKA control bit as described in the MSP430x2xx User's Guide (SLAU144) to unlock the segment. Once the modification is complete, setting the

LOCKA bit is recommended.

FLASH22 FLASH Module

Function Flash controller may prevent correct LPM entry

Description When ACLK (or SMCLK) is used as the flash controller clock source, and this clock

source gets deactivated due to a low-power mode entry while a flash erase or write operating is pending, the flash controller will keep ACLK (or SMCLK) active even after the flash operation has been completed. This will result in an incorrect LPM entry and increased current consumption. Note that this issue can only occur when the Flash

operation and the low-power mode entry are initiated from code located in RAM.

Workaround Do not enter low-power modes while flash erase or write operations are active. Wait for

the operation to be completed before entering a low-power mode.

PORT10 PORT Module

Function Pull-up/down resistor selection when module pin function is selected



Description

When the pull-up/down resistor for a certain port pin is enabled (PxREN.y=1) and the module port pin function is selected (PxSEL.y=1), the pull-up/down resistor configuration of this pin is controlled by the respective module output signal (Module X OUT) instead of the port output register (PxOUT.y).

Workaround

None. Do not set PxSEL.y and PxREN.y at the same time.

SDA2 SD16 A Module

Function Internal reference generator performance is beyond the specification limits

**Description** The SD16\_A reference generator may not meet the maximum temperature coefficient

specification of 50 ppm/degC.

Workaround The SD16\_A internal reference can be adjusted to operate within the specification by

writing 0x61 to memory location 0xBF. This corrects the temperature coefficient of the

internal reference and centers the typical voltage to 1.20 V.

SDA3 SD16\_A Module

Function The interrupt delay function can result in incorrect conversion data

**Description** The interrupt delay operation can result in incorrect conversion data when

SD16INTDLYx = 01, 10 or 11.

**Workaround** Use SD16INTDLYx = 00 setting (interrupt generated after fourth conversion). This

applies to the first conversion in Continuous mode and to each conversion in Single

mode.

SYS15 SYS Module

Function LPM3 and LPM4 currents exceed specified limits

Description LPM3 and LPM4 currents may exceed specified limits if the SMCLK source is switched

from DCO to VLO or LFXT1 just before the instruction to enter LPM3 or LPM4 mode.

Workaround After clock switching, a delay of at least four new clock cycles (VLO or LFXT1) must be

implemented to complete the clock synchronization before going into LPM3 or LPM4.

TA12 TIMER A Module

Function Interrupt is lost (slow ACLK)

**Description** Timer\_A counter is running with slow clock (external TACLK or ACLK)compared to

MCLK. The compare mode is selected for the capture/compare channel and the CCRx register is incremented by one with the occurring compare interrupt (if TAR = CCRx). Due to the fast MCLK the CCRx register increment (CCRx = CCRx+1) happens before the Timer\_A counter has incremented again. Therefore the next compare interrupt should happen at once with the next Timer\_A counter increment (if TAR = CCRx + 1).

This interrupt gets lost.

**Workaround** Switch capture/compare mode to capture mode before the CCRx register increment.

Switch back to compare mode afterwards.



TA16 TIMER\_A Module

**Function** First increment of TAR erroneous when IDx > 00

**Description** The first increment of TAR after any timer clear event (POR/TACLR) happens

immediately following the first positive edge of the selected clock source (INCLK, SMCLK, ACLK or TACLK). This is independent of the clock input divider settings (ID0, ID1). All following TAR increments are performed correctly with the selected IDx settings.

Workaround None

TA17 TIMER A Module

Function Capture Input CCIOB missing ACLK connection

**Description** The Timer A Capture Input CCI0B is not internally connected to the ACLK signal.

Workaround The ACLK signal can be output on P1.0 and externally input on a Timer\_A capture input


pin.

TA21 TIMER\_A Module

Function TAIFG Flag is erroneously set after Timer A restarts in Up Mode

Description

In Up Mode, the TAIFG flag should only be set when the timer counts from TACCR0 to zero. However, if the Timer A is stopped at TAR = TACCR0, then cleared (TAR=0) by setting the TACLR bit, and finally restarted in Up Mode, the next rising edge of the TACLK will erroneously set the TAIFG flag.



Workaround None.

TAB22 TIMER\_A/TIMER\_B Module

Function Timer\_A/Timer\_B register modification after Watchdog Timer PUC

**Description** Unwanted modification of the Timer\_A/Timer\_B registers TACTL/TBCTL and TAIV/TBIV

can occur when a PUC is generated by the Watchdog Timer(WDT) in Watchdog mode

and any Timer\_A/Timer\_B counter register TACCRx/TBCCRx is

incremented/decremented (Timer A/Timer B does not need to be running).

Workaround Initialize TACTL/TBCTL register after the reset occurs using a MOV instruction (BIS/BIC

may not fully initialize the register). TAIV/TBIV is automatically cleared following this



initialization.

Example code:

MOV.W #VAL, &TACTL

or

MOV.W #VAL, &TBCTL

Where, VAL=0, if Timer is not used in application otherwise, user defined per desired function.

USI1 USI Module

Function USICKCTL cannot be written

**Description** When the USI is in active operation mode (that is when USICNTx <> 0), the USICKCTL

cannot be written. If written, the USICNTx is cleared and the USIIFG is set. Operation

using the USISWCLK is not possible.

Workaround None

USI2 USI Module

Function I2C slave mode erroneously pulls SCL low

**Description** When the USI is configured in I2C slave mode, SCL is incorrectly pulled low when

USICNTx is written with a value of 1.

Workaround None

USI3 USI Module

Function I2C slave mode does not hold SCL low

**Description** When the USI is configured in I2C slave mode, the module does not hold SCL low while

USISTTIFG = 1 following a start condition.

Workaround None

USI4 USI Module

Function I2C Slave mode can generate a glitch at SCL

**Description** USI I2C Slave Operation at slower communication rates (less than 20kbps). During I2C

bus active operation, if USICNT is written while SCL is high, I2C module will generate a

glitch on SCL that can corrupt the I2C bus sequence.

Workaround Verify that SCL is low before writing USICNT register.

USI5 USI Module



www.ti.com

Function SPI master generates one additional clock after module reset

**Description** Initalizing the USI in SPI MASTER mode with the USICKPH bit set generates one

additional clock pulse than defined by the value in the USICNTx bits on the SCLK pin during the first data transfer after module reset. For example, if the USICNTx bits hold the value eight, nine clock pulses are generated on the SCLK pin for the first transfer

only.

Workaround Load USICNTx with a count of N-1 bits (where N is the required number of bits) for the

first transfer only.

XOSC5 XOSC Module

Function LF crystal failures may not be properly detected by the oscillator fault circuitry

**Description** The oscillator fault error detection of the LFXT1 oscillator in low frequency mode (XTS =

0) may not work reliably causing a failing crystal to go undetected by the CPU, i.e.

OFIFG will not be set.

Workaround None

XOSC8 XOSC Module

**Function** ACLK failure when crystal ESR is below 40 kOhm.

**Description** When ACLK is sourced by a low frequency crystal with an ESR below 40 kOhm, the duty

cycle of ACLK may fall below the specification; the OFIFG may become set or in some

instances, ACLK may stop completely.

Workaround Please refer to "XOSC8 Guidance" found at SLAA423 for information regarding working

with this erratum.



### 4 Document Revision History

Changes from family erratasheet to device specific erratasheet.

- 1. Errata EEM20 was added
- 2. Errata TA22 was renamed to TAB22
- 3. BCL14 does not impact silicon revision D.
- 4. Description for TAB22 was updated

Changes from device specific erratasheet to document Revision A.

1. USI5 Workaround was updated.

Changes from document Revision A to Revision B.

1. BCL12 Workaround was updated.

Changes from document Revision B to Revision C.

1. Errata TA21 was added to the errata documentation.

Changes from document Revision C to Revision D.

1. BCL14 Workaround was updated.

Changes from document Revision D to Revision E.

1. Package Markings section was updated.

Changes from document Revision E to Revision F.

1. TA21 Description was updated.

### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive amplifier.ti.com Communications and Telecom www.ti.com/communications **Amplifiers Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical

Logic logic.ti.com Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity