# BPWin General User's Manual

# BP MICROSYSTEMS DEVICE PROGRAMMERS AND SUPPORT SOFTWARE

Congratulations on selecting a BP Microsystems device programmer designed to perform the most demanding programming tasks. BP Microsystems programmers are used for design engineering, production programming, device testing, and field service. You can continue to program the newest devices with your programmer's flexible hardware by obtaining software updates from BP Microsystems. BP Microsystems stands behind the programmers it manufactures to ensure your continued satisfaction.

BP Microsystems is committed to providing the worldwide market with high performance innovative device programmers and great customer support at the lowest price possible. Our programming platforms span the spectrum from low-cost single-family programmers to fully universal and automated programmers that support virtually every device available today. Every programmer built by BP Microsystems is built to the highest standards. Each programmer offers a wide range of device support, flexible pin drivers and protection from damage caused by operator errors and defective devices. It has stable hardware that does not require periodic maintenance or recalibration, and software that can be easily updated in the field to support the newest programmable devices. The programmers that support memory devices will accept all popular file formats, use intelligent identifiers to auto-select proper programming algorithms, provide selectable range programming on many chips, and have a special set programming mode for automatic collation of data. The programmers that support PLDs accept JEDEC (Joint Electronic Device Engineering Council) files with editing ability for both fuse data and test vectors. The PLD programmers also support Altera's compressed Programmer Object File (POF) format used with their MAX family of devices.

All of our programmers attach easily to a personal computer (PC) for ease of use. The menudriven Windows software provides an efficient, user-friendly interface that allows you to quickly maneuver through the device list, select files from any location (including data read from another chip), utilize a full screen editor to view and modify your data, and virtual memory management to deal with very large files.

The programmers easily connect to the parallel printer port of any PC. The interface software operates in as little as 640K RAM standard on most computers but takes advantage of expanded memory, if present.

The device programmers run on any PC with the exception of MAC. If a MAC is designated for use in conjunction with the device programmer, it will need to have a parallel printer port as standard protocol and running the DOS system. You will need to refer to the BP DOS software manual for further instructions.

# COPYRIGHT & LEGAL DISCLAIMER

9-Apr-01

BP Microsystems, Inc. BPWin software version 4.xx (this number is subject to change as new software updates are available every 6 weeks).

©1999 by: BP Microsystems, Inc. 1000 N. Post Oak Blvd. Suite 225 Houston, TX 77055-7237 PHONE: 713-688-4600, 800-225-2102 FAX: 713-461-7413 www.bpmicro.com

All rights reserved. No part of this book may be reproduced, stored in a retrieval system, or transcribed, in any form or by any means, electronic, mechanical, photocopying, recording, or otherwise, without the prior written permission of BP Microsystems, Inc.

BP-1x00<sup>TM</sup>, BPWin and Concurrent Programming System<sup>®</sup> are registered trademarks of BP Microsystems, Inc.

IBM and PS/2 are registered trademarks of International Business Machines.

MSDOS, Windows 95<sup>®</sup>, 98<sup>®</sup> and NT<sup>®</sup> are trademarks of the Microsoft Corporation.

The information in this manual is subject to change without notice and, except in the warranty, does not represent a commitment on the part of BP Microsystems, Inc. BP Microsystems, Inc. believes the information in this manual to be correct at the time of publication; however, BP Microsystems, Inc. cannot be held liable for any mistakes in this manual and reserves the right to make changes to the product in order to make improvements.

Any mention of third-party products is for reference only, and does not constitute a recommendation or endorsement of these products.

# TABLE OF CONTENTS

CHAPTER 1 INTRODUCTION	1-1
EPROM AND PLD PROGRAMMERS	
MICROCHIP BACKGROUND	
EPROM	
PLD	
Assemblers and Compilers	
Logic Compilers	
Hex Files	
ABOUT THIS MANUAL	
CHAPTER 2 GETTING STARTED	2-1
Compatibility	2-1
HARDWARE INSTALLATION	
1x00, 2x00 Series	
3x00, 4x00 and 6x00 Series	
SOFTWARE INSTALLATION	
INITIAL SOFTWARE STARTUP	
RUNNING THE SELF-TEST	
SELECTING A CHIP	-
LOADING A DATA PATTERN	
To load from directory (network or local)	
To load from another chip	
PLACING A CHIP IN THE SOCKET	
CHAPTER 3 USING JOBMASTER	
Overview	
-	
FEATURES	
FEATURES	
.bp Files	
.bp Files Simple and Secure	
.bp Files Simple and Secure INSTALLATION	
.bp Files Simple and Secure INSTALLATION CREATING A NEW JOB	3-1 3-2 
.bp Files Simple and Secure Installation Creating a New Job Copying an Existing Job	3-1 3-2 3-3 3-3 3-3 3-5 3-5
.bp Files Simple and Secure Installation Creating a New Job Copying an Existing Job Locking the Programmer in Operator Mode	3-1 3-2 3-3 3-3 3-3 3-5 3-5 3-5 3-6
.bp Files Simple and Secure INSTALLATION CREATING A NEW JOB COPYING AN EXISTING JOB LOCKING THE PROGRAMMER IN OPERATOR MODE Password Protection	3-1 3-2 3-3 3-3 3-3 3-5 3-5 3-5 3-6 3-7
.bp Files Simple and Secure INSTALLATION CREATING A NEW JOB COPYING AN EXISTING JOB LOCKING THE PROGRAMMER IN OPERATOR MODE Password Protection RUNNING A JOB (PROGRAM MODE)	3-1 3-2 3-3 3-3 3-3 3-5 3-5 3-5 3-5 3-6 3-7 3-8
.bp Files Simple and Secure INSTALLATION CREATING A NEW JOB COPYING AN EXISTING JOB LOCKING THE PROGRAMMER IN OPERATOR MODE Password Protection RUNNING A JOB (PROGRAM MODE) RETURNING TO NORMAL MODE CHAPTER 4 COMMAND REFERENCE	3-1 3-2 3-3 3-3 3-3 3-5 3-5 3-5 3-5 3-6 3-7 3-8 4-1
.bp Files Simple and Secure INSTALLATION CREATING A NEW JOB COPYING AN EXISTING JOB LOCKING THE PROGRAMMER IN OPERATOR MODE Password Protection RUNNING A JOB (PROGRAM MODE) RETURNING TO NORMAL MODE	3-1 3-2 3-3 3-3 3-3 3-3 3-5 3-5 3-5 3-6 3-7 3-8 <b>4-1</b> 4-2
.bp Files	3-1         3-2         3-3         3-3         3-3         3-5         3-5         3-5         3-6         3-7         3-8         4-1         4-2         4-2
.bp Files Simple and Secure INSTALLATION CREATING A NEW JOB COPYING AN EXISTING JOB LOCKING THE PROGRAMMER IN OPERATOR MODE Password Protection RUNNING A JOB (PROGRAM MODE) RETURNING TO NORMAL MODE CHAPTER 4 COMMAND REFERENCE PULL-DOWN MENUS File	3-1         3-2         3-3         3-3         3-3         3-5         3-5         3-6         3-7         3-8         4-1         4-2         4-2         4-4
.bp Files Simple and Secure INSTALLATION CREATING A NEW JOB COPYING AN EXISTING JOB LOCKING THE PROGRAMMER IN OPERATOR MODE Password Protection RUNNING A JOB (PROGRAM MODE) RUNNING A JOB (PROGRAM MODE) RETURNING TO NORMAL MODE CHAPTER 4 COMMAND REFERENCE PULL-DOWN MENUS File Tools	3-1         3-2         3-3         3-3         3-3         3-5         3-5         3-6         3-7         3-8         4-1         4-2         4-2         4-4         4-6
.bp Files	3-1 3-2 3-3 3-3 3-3 3-5 3-5 3-6 3-7 3-8 4-1 4-2 4-2 4-2 4-2 4-2 4-2 4-2 4-2
.bp Files Simple and Secure INSTALLATION CREATING A NEW JOB COPYING AN EXISTING JOB LOCKING THE PROGRAMMER IN OPERATOR MODE Password Protection RUNNING A JOB (PROGRAM MODE) RUNNING A JOB (PROGRAM MODE) RETURNING TO NORMAL MODE CHAPTER 4 COMMAND REFERENCE PULL-DOWN MENUS File Tools	3-1         3-2         3-3         3-3         3-3         3-3         3-5         3-5         3-6         3-7         3-8         4-1         4-2         4-2         4-4         4-6         4-10         4-11

Save Button	
Device Marker Button	
Device Button	
Data Pattern Button	
Device Config Button	
KEYBOARD USAGE AND HOT KEYS	
MAIN SCREEN FILE TABS	
CHAPTER 5 TROUBLESHOOTING	
How to Reach Us	
Technical Support	
Sales Support	
Calling the Technical Support Line	
Testing the Hardware	
SOFTWARE UPDATES	
FAQ'S	
ERRORS WHILE PROGRAMMING	
CLEANING A DIRTY DIP SOCKET	
ERROR MESSAGES	
WARNING MESSAGES	
GLOSSARY	G-1
DEFINITIONS	G-1
Acronyms	
INDEX	I-31
APPENDIX A LIMITED WARRANTY	

# TABLE OF FIGURES

Figure 1 – Installation Screen	
Figure 2 – BPWin Main Screen	
Figure 3 – BP Diagnostics window	
Figure 4 – Warning window for self-test	
Figure 5 – Calibration information window	
Figure 6 – Self-test abort window	
Figure 7 – Select Device window	
Figure 8 – BPWin Search engine function	
Figure 9 – Shortcut function in search engine using a comma (,)	
Figure 10 – Data Pattern window	
Figure 11 – Load File in Buffer window	
Figure 12 – File Open window	
Figure 13 – Device Read Job Summary report	2-11
Figure 14 – Device Read Data Pattern window	
Figure 15 – Operator Mode showing secured, grayed out areas	
Figure 16 - JobMaster/New screen	
Figure 17 – Load Job window	
Figure 18 – JobMaster View Note screen	
Figure 19 – JobMaster Mode	
Figure 20 – JobMaster New Password screen	
Figure 21 – JobMaster/Change Password	
Figure 22 – JobMaster/Operator Mode	
Figure 23 – File pull-down menu	
Figure 24 – File/Configure window	
Figure 25 – Upgrade window	
Figure 26 – Tools pull-down menu	
Figure 27 – Default Configure window	
Figure 28 – User Options window	
Figure 29 – Device Marker window	
Figure 30 – JobMaster pull-down menu	
Figure 31 – JobMaster/Note window	
Figure 32 - JobMaster Save As window	
Figure 33 - JobMaster Mode screen	
Figure 34 - JobMaster/Change Password screen	
Figure 35 – JobMaster Note window	
Figure 36 – Help pull-down menu	
Figure 37 – Select Device window functionality	
Figure 38 – Dev Info Button	
Figure 39 – Data Pattern window functionality	
Figure 40 – Load File into Buffer	
Figure 41 – Save File from Buffer	
Figure 42 – Buffer Editor window	
Figures 43, 44, 45 – Device Configure windows showing some of the different function	
for different devices	
J = -JJ	

Figure 46 – Device Set window	4-18
Figure 47 – Regedit screen	5-4

# CHAPTER 1 INTRODUCTION

# EPROM AND PLD PROGRAMMERS

controlled by a personal computer (PC). The software running on the PC provides the user interface, data buffer, algorithm database, and control functions. Specific chip programming algorithms and instructions are stored on the PC's disk and downloaded to the programmer when you program a chip. Thus, the algorithm is actually executed by the programmer's internal microprocessor. This guarantees accurate voltages and proper waveforms independent of the PC's speed. The speed of your PC will only affect the rate at which the algorithm and data is downloaded to the programmer and will not affect programming yield. The most recent software is generally the only requirement for the latest chip support (provided that your hardware has the proper number of pin drivers and the correct socket module). Using a PC for control creates several positive attributes: the programmer costs less, is more convenient to update, is easier to use and is physically smaller than competitive programmers on the market.

BP Microsystems parallel interfaced programmers are software configured and

BP Microsystems programmers are capable of programming and reading virtually every programmable device made. They program chips from data supplied by your computer or another chip; they also let you read chips and store the data on your computer's hard disk or to a floppy disk.

# **MICROCHIP BACKGROUND**

This section provides an elementary education on memory chips.

# EPROM

The EPROM (Erasable Programmable Read Only Memory) is a non-volatile memory that is erasable by exposing the silicon memory to ultraviolet light. The EPROM memory is located directly underneath a quartz window located atop the chip. An EPROM is known as non-volatile memory, meaning that it does not require power to preserve its data. It retains programmed data until it is erased. The EEPROM (Electrically Erasable Programmable Read Only Memory) is a non-volatile memory that can be erased and programmed electrically. Most EEPROMs can be erased and programmed a byte at a time. Flash EEPROMs are less expensive than standard EEPROMs, but you must erase the whole chip or a specific sector prior to programming. ROMs (Read Only Memories) are not user programmable; they are factory-programmed using a mask pattern when the chip is manufactured. PROMs are one-time Programmable Read Only Memories and usually employ a bipolar fuse-link technology. Production EPROMs are packaged in inexpensive plastic packages with no quartz window, so they cannot be erased. They are technically PROMs, but are usually called one-time programmable (OTP) EPROMs. Non-volatile Random Access Memories (NVRAMs) are typically static RAM chips (SRAMs) with internal battery back up. The battery allows the chip to retain data for five to ten years and permits programming prior to board insertion.

The term EPROM is often used as a general classification of the above mentioned non-volatile programmable memory technologies. Microcontrollers are microprocessor chips containing RAM, I/O, and some form of non-volatile memory. The non-volatile memory may be programmed to contain a user-defined program making the microcontroller perform a specific task.

A memory chip can be described by its organization: how many bits are read at one time and how many bytes or words are in the chip. For example, a 27256 EPROM contains 32,768 eight-bit bytes, or 32K-bytes. A 27210 contains 65,536 sixteen-bit words. Most EPROMs come in two widths: byte-wide (8-bits) and word-wide (16-bit). Multiplying the data width by the number of words gives the size of the array, in bits. The 27256 contains 262,144 bits (256K-bits); the 27210 contains 1,048,576 bits (1-megabit).

Sets of EPROMs are easy to program thanks to the Set programming mode which can be set to automatically split data files for wide data paths or multiple banks of chips. When using 16-bit wide chips, the byte-order is configurable to conform to Motorola or Intel conventions (standard, or byte-reversed).

The data stored in a chip may represent various kinds of information: a program, a character generator, a table of waveforms, a logic pattern, etc. Data patterns can be represented in your computer in many ways. The most straightforward method is a binary file. It contains an exact copy of the data to be placed in the chip (a 27256 file would contain 32K-bytes). The difficulty with binary files is that they may contain characters that cannot be printed (only 95 ASCII characters print, while the file may have 256 different characters). The solution to this problem lies in using hex files.

# PLD

Programmable logic devices (PLDs) are logic chips that have their internal logic configuration determined by the user, not the manufacturer. The design engineer customizes the parts for specific applications. Using PLDs can reduce parts count, increase reliability, increase performance, reduce design time, and reduce manufacturing costs – all at the same time!

The term PLD can be applied to all varieties of programmable logic chips including EPLDs, erasable programmable logic devices; PALs, programmable array logic; PLAs, programmable logic array; GALs, gate array logic; PEELs, programmable electronic erasable logic; FPLs, sequencers, PROMs, programmable read only memory; and a slew of other parts. The various acronyms are trademarks for families of related parts. PLDs are programmed by placing them in a special mode where they are accessed like memory devices. The programmer then stores a fuse pattern written by an engineer (or read from another chip) into the logic array of the PLD. When the PLD is returned to a normal operating mode, it performs the customized logic function programmed into it.

Programmable arrays used in PLDs are based on the same technology used for today's memory chips. The fastest parts employ bipolar logic and fusible metal links, which melt during programming. CMOS technology allows PLDs to be built using EPROM and EEPROM techniques, where electrically charged cells are used to represent fuse states. Naturally, these parts can be erased (by UV-light or by the programmer) and reprogrammed with a new pattern.

#### ASSEMBLERS AND COMPILERS

Many users will be writing a program, compiling, assembling and programming the resulting object code into an EPROM. It is necessary to get your data into a format compatible with the programmer since the interface software does not, and cannot, support the hundreds of intermediate file formats used by assemblers and compilers. You need to compile, assemble, link, and load your program. The output of the loader should be in hex or binary. Linkers and loaders producing other formats usually come with a utility program that will convert the output to Intel hex or some other common format.

### LOGIC COMPILERS

Software is available to help the engineer develop designs using PLDs. Tools called logic compilers perform the tedious task of translating a design file written in a high-level language into a fuse pattern stored in a standard JEDEC file. The input to the compiler, usually a high-level language or graphical schematic diagram, varies widely depending on which product you are using, but fortunately the output file format is standardized. JEDEC files are produced by almost all PLD development software and are accepted by all popular PLD programmers. Some compilers use the POF format, which is also supported by PLD programmers.

There are many commercial software packages available to help you design with PLDs. There are inexpensive tools available from semiconductor manufacturers that support only a single brand of devices, as well as universal development software available from third parties. PALASM is a program available from Advanced Micro Devices for a nominal charge and supports virtually the full line of AMD and MMI devices. It is probably the most flexible of the inexpensive software packages. Other single-family inexpensive packages are available from National Semiconductor, Signetics, and Texas Instruments.

MINC, Inc. produces a universal development product system with comprehensive features and device support. It offers a variety of input formats and advanced features such as automatic device selection and partitioning. Other universal products include ABEL from Data I/O, and CUPL from Logical Devices.

### HEX FILES

Hex files represent the data in your chip with ordinary lines of text. Each data byte is converted into two "hex" characters (0-9, A-F), each representing four bits. Address, checksum, and other information may also be included in the file. BP Microsystems EPROM programmers support all popular hex file formats: straight hex, hex-space format, ASCII hex, Intel MCS-80, Intel MCS-86, Intel MCS-386, Motorola S (1-9), Tektronix Tekhex and extended Tekhex. These different formats offer the flexibility to communicate with almost any system generating data for EPROMs. Any file format can be used with the data from any chip. It doesn't matter which format you choose to store the data.

The control software includes a full screen editor capable of displaying any combination of binary, ASCII, hex or octal representation of your data. You can use it to view or edit data, set file checksums, copy data, fill ranges, etc. The software supports binary files and all the hex file types mentioned above.

#### **ABOUT THIS MANUAL**

The BP Microsystems device programmers are easy to operate and have on-line help available. You may want to skip most of the manual if you've used a BP Microsystems programmer before. Either way, you should sit down at your computer and read the next chapter, Getting Started. It will help you install the programmer and make sure it's working correctly. The rest of the manual is primarily for reference.

- Chapter 1 is an overview of BP programmers and microchips.
- Chapter 2 is a getting started section for usage of a programmer through the BPWin software.
- Chapter 3 covers the functionality of JobMaster.
- Chapter 4 is organized by function and command listing details and usage about each.
- Chapter 5 covers error messages that are not self-explanatory and helps you identify problems and mistakes.

Certain character formats have been used to allow us to assist you, the reader, with messages and instructions. Below is a list of the codes that pertain to this manual.

- Warnings are set off by a lightning bolt ( $\checkmark$ ) icon and indented, **bolded** text.
- Notes are set off by a notepad ()) icon and indented, *italicized* text.
- Examples are set off by the bolded word "Example" and indented, *italicized* text.

Action words within the manual are set off as listed below:

- **<Bold>** actual keystrokes on the keyboard, i.e. press **<Esc>**
- **Bold** important text found within a paragraph or statement and options found within the software, i.e. **YES**.
- **Bold Italics** actual phrases, keywords and buttons found within the software, i.e. **Device Selector**, **Select** button.
- *Italics* software fields and drop-down menus, chapter announcements, i.e. *Operator Mode, Chapter 7* or *JobMaster/Configure*.

*Exceptions: if an action/function item is listed in a note or example, the text will be bolded but not italicized. If the item is found in a warning, it will be italicized but not bolded. If a software field or window title is found in a note or example, the title will be regular text (without format). If the title is found in a warning, it will be italicized but not bolded.* 

If you are viewing this manual in Adobe PDF format, you may choose to view the bookmarks that have been set up to assist in usability.

# CHAPTER 2 GETTING STARTED

If you are using a BP Microsystems programmer for the first time, this section will help you install the programmer's software on your computer and make sure it works. It also contains important operating information that you should know before programming chips. Detailed information about each command referenced herein appears in *Chapter 3, Command Reference.* 

There is a significant difference in starting a job on a concurrent programmer versus a single site programmer. On a single site programmer, the job must be repeated, for each chip to be programmed, manually. On a concurrent, or multi-site, programmer, the master site must be programmed first before the programmer will broadcast to the remaining sites. The concurrent programmer will also program one device first through completion, including verify and confirm, before beginning an actual job.

### COMPATIBILITY

BP Microsystems programmers are designed to operate with any PC running Microsoft Windows 95, 98, or NT<sup>®</sup>. The computer needs a parallel printer port (LPT1, LPT2, or LPT3), at least 640K of memory, a CD-ROM disk drive, and a hard disk (or networked file server). Timing is not derived from the computer, so any speed CPU will work correctly with the software. The software is not copy protected, so you can make backup copies and install it on your hard disk. The software is copyrighted; therefore, you may not copy and distribute it.

# HARDWARE INSTALLATION

# 1x00, 2x00 SERIES

For our manual or concurrent device programmers, the programmer will be connected to a parallel printer port on your PC. It is preferable to dedicate a port to the programmer, but you may plug and unplug the cables or use a manual mechanical printer switch instead.

Use the 25-conductor cable provided with your programmer. Do not use a ribbon cable or an RS-232 cable that has fewer than 25 conductors. You can extend the cable up to 12 feet, but be certain to use only a 25-conductor shielded cable (available from BP Microsystems). Ribbon cable failures are a very common hardware related problem encountered with BP Microsystems programmers.

# Ribbon cables work well installed inside a chassis, but often make poor connections when subjected to the flexing that occurs when used improperly.

If you have an 1100 series programmer then check the programmer AC line voltage selector switch located on the rear. It must show the correct line voltage for your area.

The BP-1200 and newer models have a power supply that operates from 90 to 250 VAC for simplified worldwide use. Plug the programmer AC power cord into a source of power. Connect one end of the DB-25 cable provided to the programmer connectors and tighten the screws. Connect the other end of the cable to your computer's parallel printer port.

Do not attempt to use any printer buffers, electronic switches, or software copy protection keys on the same port as the programmer. Verify you have connected to the correct (parallel) port on your computer – connecting to a serial port or a third party card may damage the programmer and is not covered by the warranty.

Turn on the computer and the programmer. You will see the LEDs become active. The LEDs are labeled as Pass, Active and Fail. The Power LED should come on, the Active LED may come on for a short period but should turn off, and the Error LED might be on or off (the Error indicator is only valid while the software is running).

These instructions are further described in your device programmer's manual.

# 3x00, 4x00 AND 6x00 SERIES

For our larger, automated device programmers, a field service engineer will come out to your facility to install the unit. Any questions, concerns or problems regarding the installation, or stemming from, should be directed to the on-site service engineer or technical support (contact information listed in *Chapter 5, Troubleshooting*).

### **SOFTWARE INSTALLATION**

# To install the software from the Internet download:

Go to <u>www.bpmicro.com</u> and select Software from the right-hand column of the screen or the Software button from the uppermost selection bar.

Select the BPWin button when ready to download.

If you have questions, scroll down the page using the right-hand scroll bar. You will also find duplicated download instructions further down the page.

When prompted, choose the drive and directory the self-extracting .EXE file is to be saved in.

This software can be installed over a network onto a user's local PC.

Once the download is complete, double-click on the filename to install the software.

You will also need to choose the correct programmer manual(s) needed for on-line functionality with your software.

# To install the software from CD ROM:

Place the CD in the CD ROM drive.

If auto-launch has been selected, the installation will automatically run a step-by-step procedure to install the software.

If a manual setup is preferred, choose SETUP.EXE from the list of files located on the CD. The SETUP program will launch the installation procedure.

When ordering a CD ROM, you will need to specify what device programmer(s) you currently use in order for the appropriate on-line manual(s) to be included in the install package.

When installing BPWin NT 4.0, through on-line download or CD install, please remember to install the device drivers and double check the installation of the drivers in the NT Registry. See page 5-3 for further details.

Once activated, the installation screen for the software should pop-up on the monitor screen.



Figure 1 – Installation Screen

You will have the option to choose between installing BPWin, the DOS version of the software, contacting BP Microsystems, Inc. technical support department or exiting the program.

Click on the *Windows* button to install the BPWin program. You will prompted to close all windows based programs.

If you have a previous version of the software installed on your computer, the installation procedure will also prompt you to uninstall the older version before continuing the new installation procedures.

The installation will prompt you to choose a folder name and a location for the BPWin program files. The default has been provided for you, but should you choose to place these files in an alternate location, simply click in the field provided and type the location address.

### **INITIAL SOFTWARE STARTUP**

BPWin utilizes all the standard functions of a windows based format including pull-down (dropdown) menus, action buttons, and hot keys along with on-line Help files. These functions are described, in depth, in the following *Command Reference* chapter. To run the software, select the BPWin shortcut in the Windows Start Menu/Programs list.

The initial screen of the BPWin software is divided into two sections. The uppermost section, the *Main Program* window, contains the software announcement including version number, as well as the pull-down functionality menus, buttons for opening and saving files and JobMaster, and the tracking system for the amount of devices to be programmed (*Copies*).

Main Dragger		BPWin _ B	Х
Main Program Window	$\rightarrow$	<u>File T</u> ools <u>J</u> obMaster <u>H</u> elp	
		Copies: 1	
		BP-1400 TA240LV SM48D AFS JM LPT1 [Job - C:\Program Files\BP Microsys	Γ
Action/Function		Device Actel A1020-PL44 Fuses: 186000	
Window		Data Pattern         TEST.BP         CSUM=168E353         1/12/00         12:54:56 PM         Buffer Size= 278536 bytes	
		Program Blank Secure	
		Folder   Dark   Secret	
		Actel_ChkSum	
		EXECUTE STOP	
		All buffers cleared. 278536 bytes loaded from file containing 278536 bytes	
		Load successful. File R:VED\TSTVames\TEST.BP loaded as Binary	
		Saving job Job C:\Program Files\BP Microsystems\BP\Win\TgTest.bp saved.	
		Saving job Job C:\Program Files\BP Microsystems\BPWin\TgTest.bp saved.	
		File R:\JED\TST\James\TEST.BP loaded as Binary	

Figure 2 – BPWin Main Screen

The secondary, floating window (known as the *Action/Function* window) is where the user can designate devices and data patterns as well as start and stop programming actions which are covered in *Chapter 3, Command Reference*. The title bar of the *Action/Function* window includes the following information:

Programmer detected or selected.

If a programmer has not been detected, the software will automatically start up in DEMO mode, allowing the user all functionality possible without a device programmer. A programmer can be added after startup in DEMO mode through the *File/Configure pull-down menu* option. All actions/functions found in the software can be utilized within DEMO except programming a device.

The technology adapter and socket module detected. Which parallel port the programmer is detected at.

The above figure depicts a BP-1400 manual device programmer, SM48D socket module with technology adapter TA240LV with AFS JobMaster software on parallel Port 1.

The bottom pull-down menu, visible only when the program window is fully expanded, tracks the history of the current job, including buffer activity, what devices are chosen, etc. This menu will keep a running list of all activity during active use of the software. Once the software is closed out, when re-opened the tracking list will be empty until you begin utilizing the software again.

#### **RUNNING THE SELF-TEST**

#### There must <u>not</u> be a chip in the socket while performing this test.

The BPWin software also enables the user to test all applicable parts within the device programmer for accuracy. This test helps to ensure that the programmer is running at performance standards.

To begin running the self-test on your device programmer, click the select *Programmer Diagnostics* from the *Tools* drop-down menu. Once selected, the *BP Diagnostics* window will appear.

P Diagnostics			>
			Close
Serial Number: CPU/RAM/ROM/LOGIC COMMUNICATIONS POWER SUPPLIES Performing Calibration	PASSED PASSED PASSED	6/01 11:55:11 Procedure for traceabilit	×:
pin min max 1 18.85V 19.05V 2 0.92V 1.02V 3 BLACK lead			
MOTHERBOARD ANALOG PIN DRIVER BOARDS TECHNOLOGY ADAPTER SOCKET MODULE FINE CURRENT INDEPENDENCE CURRENT REGULATORS MOTHERBOARD	PASSED PASSED PASSED PASSED PASSED PASSED PASSED	I	
	PASSED	-	<b>*</b>

Figure 3 – BP Diagnostics window

The test will begin and then the Diagnostics program will prompt for verification that there is no chip in the socket before continuing with and completing the diagnostic self-test.

Diagnostics Info	<u>k</u>	×
If there is a chip and/or adapter in Would you like to verify calibration		move it now.
Yes	<u>N</u> o	

Figure 4 – Warning window for self-test

Should you choose to calibrate the programmer with a voltmeter, another message will appear giving information on how to calibrate the programmer successfully and what to do if the programmer is out of calibration.




Figure 5 – Calibration information window

If you decide to cancel the self-test, click on the *Cancel* button in the *BP Diagnostics* window at any time during the procedure. A window will appear to acknowledge the operation was aborted. To re-execute the test, simply click on the *BP Diagnostics* option in the *Tools* drop-down menu again.



Figure 6 – Self-test abort window

Your programmer should pass the test and will be verifiable by checking the green PASS LED on the chassis of the programmer. If your programmer does not pass the test, the red FAIL LED will be on and an error message will be presented on-screen.

# Error 47: Self-test failed. This unit may need service. Please call technical support.

If this should happen, double-check the fidelity of the cable connections and try again. Note the exact error message and call us for technical assistance if you are still having trouble (contact information for Technical Support is listed in *Chapter 5, Troubleshooting*).

#### SELECTING A CHIP

You are now ready to begin the programming process by selecting a chip. To do so, click on the *Device* button in the *Main Screen*. The list of parts that pops up contains every device currently supported by your programmer. You may choose a device by scrolling down the available list using the right-hand scroll bar, or utilize the search engine by typing directly into the name field provided. Since there are thousands devices supported, the easiest and quickest way to locate the part you are looking for is to use this search engine.

Select Device	
Look for:	Select
Actel A1010-PG84	Cancel
Actel A1010-PL44	Dev Info
Actel A1010-PL68	
Actel A1010A-PL44	
Actel A1010A-PL68	
Actel A1010A-PQ100	
Actel A1010B-PG84	
Actel A1010B-PL44	
Actel A1010B-PL68	
Actel A1010B-PQ100	
Actel A1010B-VQ80	
Actel A1020-PG84	
Actel A1020-PL44	
Actel A1020-PL68	
Actel A1020-PL84	
Actel A1020A-CQ84	
Package Type All 💌 Architecture All 💌	
Figure 7. Colort Davie	

Figure 7 – Select Device window

The search engine works by associating characters typed in the field with the characters that may be found within one or more string items listed in the software's device inventory. These characters do not have to be the beginning of the string line, i.e. – the manufacturer's name.

**Example:** If you type in the letters P and S, the software will narrow the list down to any parts listed with those two letters in that particular order, showing the shortest name first. As you type, the list will become more defined until a particular device is chosen.

Select Device	
Look for: PS	<u>S</u> elect
AMD Am27PS191 (32-pin PLCC) AMD Am27PS281 AMD Am27PS281 (32-pin PLCC)	Cancel Dev Info
AMD Am27PS291 AMD Am27PS291 (32-pin PLCC) AMD Am27PS41 AMD AmPAL23S8-20	
AMD AIIIFAL2356-20 AMD AmPAL23S8-25 AMD AmPAL23S8-27 AMD AmPAL23S8-30	
AMD PALCE1508 as 10H8 AMD PALCE16V8 as 10L8 AMD PALCE16V8 as 10L8	
AMD PALCE16V8 as 12H6 AMD PALCE16V8 as 12L6 AMD PALCE16V8 as 12P6	
Package Type All  Alt  Alt	

Figure 8 – BPWin Search engine function

You may also use the short-cut feature provided with the search engine. To do so, type a few letters of the manufacturer's name and a few letters of the part number separated by a comma (,).

Select Device	
Look for: At,1500	<u>S</u> elect
Atmel ATF1500(PLCC/LCC)	Cancel
Atmel ATF1500(QFP)	<u>D</u> ev Info
Atmel ATF1500A (PLCC) Atmel ATF1500A (QFP)	
Atmel ATF1500ABV (QFP)	
Atmel ATF1500AL (PLCC)	
Atmel ATF1500AL (QFP)	
Atmel ATF1504Q100 Atmel ATF1504T100	
Atmel ATF1508Q100	
Atmel ATF1508Q160	
Atmel ATF1508T100	
Package Type All Architecture All	

Figure 9 – Shortcut function in search engine using a comma (,)

Highlight the device by clicking on the name. To choose the highlighted device, either doubleclick on the specified name, or click on the *Select* button. You may want to designate architecture (to list choices available to only one particular type of architecture) or choose a package type to assist you in selecting a device. These options are listed at the bottom of the device window.

It is not required to choose a package before programming a chip with a different package type; it is provided only for your information. It is easiest just to leave it in the "All" position, unless you are strictly using one package type. A BP-Microsystems device programmer will automatically interrogate the socket module you have attached to determine the proper programming pinout. Older model programmers used the DIP pinout for all algorithms.

Device information will now be visible in the *Device* and *Device Config* fields within the main screen. Options that pertain to the specific device chosen will now be tabbed at the bottom of the active window.

*Only those options available to the current chip will be accessible.* 

*See the* **Select** *command in Chapter 3 for more details on the device selector.* 

If you need support for items not in the device list, please let us know. Your device may have been recently added, or we may be able to add it quickly. New device algorithms are available through a support contract. Technical Support numbers are listed in *Chapter 5, Troubleshooting*.

It is essential to choose the correct entry for the device you want to program. Programming algorithms vary widely between different semiconductor manufacturers and even between parts from one manufacturer with different speed ratings! Selecting the wrong algorithm can destroy your chip! The part number on your chip may have package code and temperature rating letters following the part number shown in the menu. When you select a chip, it is a good idea to specify both the manufacturer and the part number of the device you want to program. You must be careful to select the part number from the menu list that exactly or most closely matches your device part number, including the suffix that represents programming voltage and speed.

Almost all programmable memory devices manufactured today support an electronic code that can be read to identify the correct programming algorithm. Most likely, your chip supports this feature and the code will be read before programming to ensure that the correct algorithm is being used. However, if you are in possession of a part that does not utilize this electronic code, selecting the correct chip from the menu is imperative.

#### LOADING A DATA PATTERN

Once you have chosen a device, you are ready to load a data pattern into the buffer.

#### TO LOAD FROM DIRECTORY (NETWORK OR LOCAL)

Click the Data Pattern button from the main screen. This activates the Data Pattern window.

Current Buffer Contents	- 2 <u>27</u>
	Open
Pattern:	Save
Date: Type:	Cļear
Size:	<u>E</u> dit
Display Format	
C Decimal C Hexadecimal 8 Bits Check Sum:	Y
<u>D</u> K <u>Cancel</u> Device	<b>*</b>

Figure 10 – Data Pattern window

If the buffer is not already loaded, no information will be reflected in the *Current Buffer Contents* group box. To choose a file to load, click the *Open* button to bring up the *Load File into Buffer* screen. You may type directly into the *Pattern* field or click on the *Browse* button to locate the desired file in the *Open* window.

'attern:	R:WED\TSTWames\TE	ST.BP
Date: F	1/12/00 12:54:56 PM	Type: Binary
Size: [2	278536 bytes	
-Buffer L Load F	Journaly	Load Entire File: 🔽
	Clear Buffer Before L	
10000000	natic Lowest Address To	
Lowe	st Address From File To	Load: 0
Highe	st Address From File To	Load: 268435455
Add	dress in Buffer To Place	Data: 0
	Default Buffer	Value: 0

Figure 11 – Load File in Buffer window

To limit the list to a specific set of files, you may change the *Display Format* specification from *Decimal* to *Hexadecimal* (click on a radio button) and designate whether the *Buffer Default Value* is set on 00 or FF in the *Buffer Load Options*. You can also change the disk drive and directory from the *Data Pattern* window.

Open				? ×
Look jn: 🔂	James	-		
🛋 123.bin				
bp 1234.bp				
1james				
bp 29F040.BI				
TEST.BP				
File <u>n</u> ame:	29F040.BP			<u>Open</u>
Files of type:	All Files (*.*)		-	Cancel
		Figure 1	2 – File	Open windo

To choose one of the files listed, highlight the file and click on the *Open* button. The software will automatically identify the file type and display the information in a secondary window for your verification. Once the file information has been confirmed, click the *OK* button and the file will be loaded into the data buffer.

The fields within the *Current Buffer Contents* group box should now reflect the loaded file information. At this time, you may set the checksum options including the status windows listing the *CSUM* (checksum), *Size*, *Date* and *Type* of the file highlighted. You may also change the *Checksum* from 8 to 16 bits and designate Device, Buffer or Compatibility through drop-down menu options.

#### TO LOAD FROM ANOTHER CHIP

To load a data pattern from another chip, place the original chip on the socket module and verify the correct part number (for the device). Select the *Read* file tab then click the *Read* button to load the buffer with the data. Once a device is read, a *Job Summary* report will appear on screen.

lob S	Summary				
Job	Summary	– Wednesd	d <mark>ay, Februa</mark>	r <mark>y 21, 2001</mark>	9:33:06 AI
<u>Job:</u>					
	Name:				
	Operating	Mode:	Superviso	r Mode	
File:					
	Name:	<device c<="" td=""><td>ontent&gt;</td><td></td><td></td></device>	ontent>		
	CSUM:	200610			
	Date:	9:33:06 AM			
	Size:	1638 <mark>4</mark>			
Devic	e:				
	Name:	Zilog Z86E	E61		
	Size:	Size: 16384			
Statis	stics:				
	Successfi	I operations:		1	
	Total oper	ations:		1	
	Total failui	res:		0	
	Overall Yie	əld:	100.00%		
	Start Time	2.	9:33:01 AM		<u>•</u>
			Save	Print	

Figure 13 – Device Read Job Summary report

Click *OK* to be returned to the Main Screen. The *Data Pattern* field should reflect the buffer contents. The data can be viewed in the buffer through the *Data Pattern* window by clicking on the *Edit* button and can be saved to file using the *Save* button.

irrent Buffer Contents		Open
attern: User Input*		<u>S</u> ave
Date:	Туре:	Clear
Size: 16384 bytes	CSUM: 200610	Edit
play Format	Check Sum Oj	
Decimal C Hexad		

Figure 14 – Device Read Data Pattern window

## PLACING A CHIP IN THE SOCKET

To place a device in the socket module, you will need to refer the appropriate device programmer manual.

For manual and concurrent programmers, place the chip in the socket in accordance with the pin placement pertaining to the device.

For automated programmers, you will need to teach the programmer where to place the chips. Refer to the appropriate automated User's Guide to teach these locations.

#### Parts must not be inserted or removed when the ACTIVE LED is on.

# CHAPTER 3 USING JOBMASTER

# OVERVIEW

JobMaster is a powerful tool for automating production. It allows a Supervisor to set up a job to precise specifications, test the results and then protect the routine so that it cannot be inadvertently modified. Once a master device is programmed and approved, JobMaster is ready to begin full-scale programming immediately, without further set up.

JobMaster relates to two different types of people within the production facility:

Supervisor(s) – designated to set up jobs within the software, as well as regulate the changes made to any existing jobs. Under *Operator Mode*, these functions can only be done by a Supervisor possessing the password to enter JobMaster.

Operator(s) – runs the jobs to program devices.

### **FEATURES**

JobMaster has been designed for maximum simplicity and consistency. It takes the "guesswork" out of many of the steps needed to program devices, such as choosing a device, selecting a data pattern, setting special configuration needs, etc. Once a job has been set up, the Operator's only tasks are to specify the number of devices to program, and click the *Program*, *Test*, or *Verify* button. Configuration, loading the buffer and device selection are taken care of automatically.

# .BP FILES

JobMaster jobs are created and stored as singular files with a ".bp" extension. This is a feature that only BP programmers have, the ".bp" extension identifies a file as a BP Microsystems "job file". The BPWin software uses the files to perform specific jobs set up by a Supervisor. These files are extremely flexible, enabling a user to create and transfer any ".bp" file to and from any location using the BPWin software.

**Example:** A design engineer, using a desktop programmer, can create a job to program a part used in design prototype. This job file can then be emailed to a production facility equipped with a BP production programmer using BPWin. The software would use the file to set up the programmer, guaranteeing that parts produced would be identical to the part the engineer programmed at his desk.

A ".bp" file can also be accessed directly through the Windows Explorer program. Simply locate the file and double-click on it. The BPWin software will be launched and the designated ".bp" file will be loaded into the BPWin software through JobMaster.

A .bp file takes the role of setting up the programmer by configuring the programmer, selecting the device, setting the device configuration, storing the data pattern, and choosing the programming options.

Some other .bp file benefits are:

Files are in binary format.

Files are error checked automatically.

Files cannot be used if they have been modified inadvertently.

Data sharing with .bp files makes it easier for global companies to share data. Transferring designs from engineering to manufacturing or from customers to programming centers is easy and hassle free. These files can be simply copied to a floppy disk, positioned on a network account or emailed.

#### SIMPLE AND SECURE

JobMaster sufficiently takes the place of using macros. Originally, macros were the standard for creating a recorded file of commands and settings to run a programming function. The JobMaster software incorporates the usability of the macro function with enhanced features and supplies a way to monitor, via revision history and logs, and secure all jobs created and stored within the software.

Since JobMaster can be password protected, it also ensures that Operators can only run predefined jobs, which further cuts down on the possibility of Operator errors. When *Operator Mode* is selected for startup, only those functions allowed without a password will be available to the Operator.

Regel BPWin						_ 🗆 X
<u>F</u> ile <u>T</u> ools	<u>J</u> obMaster	<u>H</u> elp				
Copies: 1						
BP-1400	TA240LV	SM48D	AFS JM	LPT1	<operator< td=""><td>Mode&gt; <sup>^</sup></td></operator<>	Mode> <sup>^</sup>
<u>D</u> evice	Actel A1020-PL44	Fuses: 1860	00	_		
Data Pattern	<empty></empty>					
			ß			
Program Blank	<u>S</u> ecure					
Actel_Chi	kSum 🔽 🔽					
🗖 вотн						
<u>e</u> ×ecute	<u>s</u> top					

Figure 15 – Operator Mode showing secured, grayed out areas

JobMaster also supplies a user-definable *Note* field, complete with revision history, for additional information that the Operator may need to know before performing a job. When a job file is chosen, a window will appear displaying any information contained in this field. The option to view a note is also given under the *Jobmaster* pull-down menu, so that the note may be reviewed when and as needed.

JobMaster also tracks the original author of each job and all changes to jobs. This information pops up in a window after the *Note* appears when a job file is loaded. This information is helpful in checking the status of jobs that have been edited or updated as well as keeping track of when revisions are made to jobs and by whom.

JobMaster allows you to create a job on any BP Microsystems programmer running the BPWin software, then run it on a BP automated programmer running the BPWin software. This can be a great advantage, since the BP automated programmer can be devoted to actual production runs. The only restriction is that marking information can only be added to the job if the laser marker is attached to the programmer. However, the job can be created on another programmer and the marking information added (in a relatively short amount of time) once the job has been transferred to an automated programmer.

### INSTALLATION

JobMaster is supplied within the BPWin Software. To receive JobMaster on an older version of software, you must acquire the JobMaster software upgrade from our Sales Department or Technical Support. Once you have purchased and loaded the upgrade, the *JobMaster* pull-down window will be visible from the command menu at the top of the BPWin software screen. For upgrade information contact:

Technical Support or Sales 800-225-2102 713-688-4600 (outside the U.S.)

# **CREATING A NEW JOB**

The procedure for creating a new job file for JobMaster is very straightforward and user-friendly. This section assumes you understand the basics of programming a device using the BPWin software. The steps for programming a device as well as individual commands and functions are detailed in the programmer's manual. Before creating a new job within JobMaster, make sure you have taken the following steps:

- Select the device that you want to program.
- Load the buffer with the information to be programmed into the device.
- Set any special configuration options.

Once you have chosen the device and have loaded the buffer contents within the **Data Pattern** button and have set any special configurations using the **Device Config** button, all that is needed to create a job file is to click on the **Save Job** button or select Save from the JobMaster pull-down window. Give the file a name and choose a location for the file to be saved.

BPWin V4.10.	.0	D ×
Eile Tools JobMas		
Copies: 1		
BP-1200 Demo I	Mode	
Device Actel A101	10B-PL44 Fuses: 0	
Data Pattern CL.BAK 0	CSUM=0 12:00:00 AM Buffer Size= 31329 bytes	
Device Config Vector Disp	splay: Errors Only; XValue: 0	Save Job
Program Test	Save Job As	Button
	Look in: BPWin     Image:	

Figure 16 - JobMaster/New screen

When the Operator chooses *Load Job* from the *JobMaster* pull-down menu, a window listing all .bp job files will appear for the Operator to choose from. Once a file is chosen, it will be loaded into the BPWin software.

Open					?	×
Look jn: 🔂	) BPWin	- 1	<u></u>	<b>č</b>	<b></b>	
Sentinel						
PP Testeriop	R					
File <u>n</u> ame:	Tester.bp				<u>D</u> pen	]
Files of type:	BP Job File (*.bp)		•	0	Cancel	
		Figure 17	7 – Lo	ad Jo	b wind	ow

The *Note* option is another user-definable field that will be displayed whenever an Operator chooses this job. You may use this field to inform the operator of any information that might be useful to the job, or you may leave it blank. If the field contains information, that information will pop up on the screen for the Operator when a job has been selected.

Note History:	JobMaster File Note	×
2/6/01 2:28:01 PM Author: tracing The Note function serves to assist the Operator in usability or 'special instructions' that may be needed to perform the job correctly. 2/6/01 2:27:08 PM Author: tracing	lote History:	
	Author: tracieg The Note function serves to assist the Operator in usability or 'special instructions' that may be needed to perform he job correctly. 2/6/01 – 2:27:08 PM Author: tracieg	

## COPYING AN EXISTING JOB

To copy an existing job, simply load the job by selecting the *Load Job* option in the *JobMaster* pull-down menu. Once the file is loaded, select the *Save Job As* option from the *JobMaster* pull-down menu. Type in the new file name in the *File Name* field of the *Save As* window and select a location for the file to be saved in.

JobMaster keeps track of the date, time and author of each job's creation, and of every subsequent revision. This information is displayed whenever you select the JobMaster/Load option.

### LOCKING THE PROGRAMMER IN OPERATOR MODE

One of the major highlights of JobMaster is the ability to secure the programmer and limit the Operator's access to certain functions through the use of *Operator Mode*. To lock the programmer in *Operator Mode*, select *JobMaster/JobMaster Mode* from the pull-down menu bar and set the default mode to *Operator Mode* by clicking on the appropriate radio button. Click on the *OK* button to accept.

<sup>BP</sup> We BPWin	V4.10.0	. 8 ×
<u>File</u> <u>T</u> ools	JobMaster <u>H</u> elp	
Copies: 1		
BP-1200	Demo Mode	
<u>D</u> evice	Actel A1010B-PL44 Fuses: 0	
Data Pattern	CL.BAK CSUM=0 12:00:00 AM Buffer Size= 31329 bytes	
Device <u>C</u> onfig	Vector Display: Errors Only; X Value: 0	
Program Test	JobMaster Mode	
Continu	© Normal © Operator	
PROGRAM		
File r:\BIN\CL.BA	AK loaded as Binary	•

Figure 19 – JobMaster Mode

Before you select the Operator Mode default option, you should enter a password. To establish a password, go to JobMaster/Change Password and enter the password (must be 15 characters or less) in the New Password field and re-type for verification in the Verify JobMaster Password field. If you enter a password, it will be necessary to use it to get out of Operator Mode. If this protection is not desired, do not enter a password.

# **PASSWORD PROTECTION**

In a typical production environment, it can be useful to limit password access to those people who are authorized or qualified to make changes to the job specifications.

The *Operator Mode* selection is stored both in the programmer itself and in the BP software. As a result, even if a different PC is attached, that programmer will still be locked in *Operator Mode*. Similarly, the software on any PC that is attached to a programmer locked in *Operator Mode* will become locked also. In either case, the password will be necessary to unlock that programmer and exit the *Operator Mode*.

This feature is very useful in preventing inadvertent or unauthorized alteration of the '.bp' job files. Although not mandatory, a password should be utilized, as this is the most significant security feature of JobMaster.

To begin utilizing a password, go to *JobMaster/Change Password* pull-down menu option, type in the password in the *New Password* field. Once a password is entered into the JobMaster Password field, the screen will expand (as seen below in Figure 21) and the user must re-type the password for verification in the *Verify JobMaster* password field.

<u>O</u> K Cancel

Figure 20 – JobMaster New Password screen

#### JobMaster passwords are case-sensitive.

To change an existing password, go to *JobMaster/Change Password* pull-down menu option, type in the current password in the JobMaster Password field, type the new password in the *New Password* field and re-type for verification in the *Verify JobMaster Password* field. Click the **OK** button when finished.

JobMaster Password	
Note: The Maximum length of a password is 15 characters.	<u>D</u> K Cancel
Verify JobMaster Password	

Figure 21 – JobMaster/Change Password

#### Please make sure to write your password down and put it in a safe place.

### RUNNING A JOB (PROGRAM MODE)

JobMaster is designed to make programming as efficient and foolproof as possible.

Assuming the *Operator Mode* default has been selected, the programmer will "wake up" in *Operator Mode*. If not, refer to the *Locking the Programmer in Operator Mode* section above. *Operator mode* offers only four options: *Program, Verify, Test* and *Stop*. To begin programming, click on the *Load Job* button or go to *JobMaster/Load Job* pull-down menu option and select the file to load. Click the *OK* button when the file has been highlighted. Once the job is loaded, click on the *Program, Test*, or *Verify* button.

Once you have selected a job file, JobMaster will display any Notes that are applicable and the revision history for those notes.

Enter the number of devices to be programmed in the *Copies* field above the device information in the Main Screen.

*This refers to the number of devices that should be successfully programmed,* **<u>not</u>** *the number of attempts, to allow for any rejects that may normally occur.* 

Verify all the options, configuration, file loaded, checksum and any notes. If everything is correct, click on the *Program*, *Verify* or *Test* tabs, and subsequently the appropriate button, depending on what you wish to do.

	₩BPWin V4.10.0
	Eile Iools JobMaster Help
	Copies: 1 🖉
	BP-1200 Demo Mode [Job - C:\Program Files\BP Microsystems\BPWin\Tester.bp]
	Device Micron MT28F400B3WG-B Size: 262144x16
	Deta Pattern DETAB.BAT CSUM=BE826 12:00:00 AM Buffer Size= 78 bytes
	Device Config Range, Full; Set: 1 wide, 1 bank; Mode: Single; Little Endian
	Program   ⊻erify   <u>R</u> ead
Load Job	V ID Check
Button	Erase
Duttoli	Program
	Verify Twice
	PROGRAM
	Job C\Program Files\BP Microsystems\BPWin\Tester.bp loaded.

Figure 22 – JobMaster/Operator Mode

# **RETURNING TO NORMAL MODE**

To return the BPWin Software to normal mode upon startup, simply go to the *JobMaster/Enter Supervisor Mode* pull-down menu option and enter the *Supervisor* password, and then return to the *JobMaster* pull-down menu and select *JobMaster Mode*. Click on the appropriate radio button and click the *OK* button. When the BP Software is started up again, it will be in normal access mode.

# CHAPTER 4 COMMAND REFERENCE

The BPWin software allows for the ease of functionality by placing standard, device-specific functions at the user's command. Commands are located in drop-down menus and file tabs in the main screen as well as hot-link buttons on each active window. To execute a command, select the appropriate execution button or option. There are two things to remember while working with functions or attempting to execute commands.

Some commands may not be functional on your particular programmer model.

**Example:** If your programmer only supports PLDs, the commands used strictly for memory devices will be grayed out or not visible on the screen and the converse is true if your programmer only supports memory devices.

Sometimes, identical commands invoke different routines when programming memory devices versus PLDs.

Prior to Windows, DOS programs limited the user with the necessity to type in a string command or utilize inline menus to access features and functions of programs. The BPWin software, through the Windows media, includes action button links (commonly known as "buttons") as well as user-input fields, pull-down menus and file tabs, which enable the user to direct the program to specific locations and tasks.

#### **PULL-DOWN MENUS**

#### FILE

BPWin _	
<u>File Tools</u> JobMaster <u>H</u> elp	
<u>C</u> onfigure M	
Upgrade Ctrl+U SM48D AFS JM LPT1	
Exit PL44 Fuses: 112000	
	-11
Cata Pattern < Empty>	- 1
Program Blank Secure	
Actel_ChkSum	
PROGRAM I	
EXECUTE STOP	

Figure 23 – File pull-down menu

# Configure

*Configure* commands the software to re-establish communications with the programmer. This allows for the changing of programmers, listing several options to choose from. This window also provides for handler type to be switched from manual to autohandler status as well as novice or experienced mode.

Configure	
	OK
Programmer Model: BP-1200	Cancel
Handler Type: Manual	
User Mode	
C Experienced	

Figure 24 – File/Configure window

*LPT Port* selects which parallel port is connected to the programmer. Choices are *DEMO*, *LPT1*, *LPT2*, or *LPT3*. Selecting *DEMO* will disable communications with the programmer. You may utilize any of the software's functions while in DEMO mode, except programming a device. *DEMO* will automatically be selected if no programmer is detected.

*Programmer Model* selects which model programmer is being used. Select any programmer in DEMO mode and view the list of devices supported on that particular model in the *Device Select Window*.

*Handler Type* indicates whether or not an auto-handler is being used with the programmer. *Manual* is the setting to use with all programmers not interfaced to a handler.

*User Mode* distinguishes between *Experienced* and *Novice*. Experienced mode will permit options that are not allowed in Novice mode.

Example: Clearing the buffer and displaying ICC measurements on Verify and Test.

Selecting *Novice* will signal the program to prompt the user to accept or cancel before each operation is performed. This is the default choice.

When an automated Handler Type is selected, the User Mode is automatically set to *Experienced*.

# Upgrade

The *Upgrade* window allows you to input a special code, which will enable various Advanced Features (AFS) in the software. This code is required in order to enable the BPWin program to continue communications with the device programmer. For more information, see *Chapter 5*, *Troubleshooting Software Updates* (*page 5-2*).

🕼 Upgrade	X
	onal Advanced Feature Software at this ograde code obtained from BP
Upgrade Code:	
	<u>OK</u> <u>C</u> ancel
	Eiguro 25 Ungrado window

Figure 25 – Upgrade window

To receive an upgrade code, contact our sales department.

In the US: 800-225-2102, ext. 771 Outside the US: 713-668-2620, ext. 771 FAX: 713-688-0920

#### TOOLS

Rewin and the second se	_ 🗆 X
Eile Tools, JobMaster Help	
Copies: Programmer Diagnostics	
BP- Default Configure AFS JM LPT1	
Device Marker	
Data Pattern < Empty>	
Program Direct Course	
Erogram Blank Secure	
Actel_ChkSum	
PROGRAM V	
<u>EXECUTE</u> <u>STOP</u>	
•	

Figure 26 – Tools pull-down menu

# **Programmer Diagnostics**

*Programmer Diagnostics* performs the routine self-test diagnostics to make sure the programmer and software are communicating and functioning properly.

# **Default Configure**

**Default Configure** allows you to reset all the settings to the default configuration. When this option is selected, you are asked to confirm whether or not you want to reset to the default configuration. This option is available to allow you to reset any given command back to its original settings once that command has been changed.

*Example:* If a device calls for a mandatory verify and the operator changes it to Verify *Twice*, the Default Configure option will allow the user to change the setting back to a single verify.

Default Configu	re 🗙
? The default c	onfigure will be set!
ОК	Cancel

Figure 27 – Default Configure window

# Options

Options allows you to set certain global options.

User Opti	ons		
Error Beep:	🖲 On	C Off	OK
Elapsed Time:	🔿 On	Off	Cancel
		Figure 29	Upper Options window

Figure 28 – User Options window

Error Beep allows you to turn on or off the sounds used to indicate completion, errors, end of job, etc.

Elapsed Time displays the duration of time of a specific operation, i.e. Read, Program, etc.

# **Device Marker**

This feature can only be used when running an automated programmer. Device Marker allows the user select the Marker Package type, either Plastic or Ceramic and designate up to three (3) lines of text.

🎇 Device	Marker	×
Marker Package	e: Plastic	ок
Text 1:		Cancel
Text 2:		
Text 3:		

Figure 29 – Device Marker window

#### JOBMASTER

Once JobMaster is installed, the *JobMaster* option will appear on the *Pull-down Menu Task Bar* at the top of the software Main Screen. Selecting the *JobMaster* pull-down menu will allow you access to the following options when in *Supervisor*, or Normal Access, *Mode*.

Register BPWin				_ 🗆 X
<u>F</u> ile <u>T</u> ools	JobMaster <mark>, H</mark> elp			
Copies: 1	<u>Enter Operator Mode</u>	Ctrl+E		
BP-1400	<u>L</u> oad Job	Ctrl+L	LPT1	<u> </u>
Device Data Pattern	<u>S</u> ave Job Save Job <u>A</u> s	Ctrl+S Ctrl+A		
Program Blank	JobMaster <u>C</u> onfigure Change Pass <u>w</u> ord View <u>N</u> ote			
Actel_Chi				
EXECUTE				

Figure 30 – JobMaster pull-down menu

When working in Operator Mode only the Load Job and View Note options are available in the JobMaster pull-down menu.

# **Enter Supervisor or Operator Mode**

Use this function to set up BPWin to run in *Operator Mode*, which limits access to functionality within the software, or *Supervisor Mode*, which allows the software to run in normal access mode.

#### Load Job

Use the *Load Job* command in JobMaster to load existing jobs (.bp files) for programming. Select the location and file and click the *OK* button. The job will load the device and data pattern information, configuration options and any notes applicable. Then, just program, test or verify depending on what is needed.

JobMaster keeps track of the date, time and author of each job's creation, and of every subsequent revision. This information is displayed whenever you select the JobMaster/Load option.

#### Save Job

*Save Job* saves the information chosen within the software (device, data pattern and configure options) under a specific job file to be run while programming.

Once a device has been chosen, the buffer loaded via the **Data Pattern** button and all configurations needed have been set within the *Configure* window, click on the **Save Job** button on the Main Screen or select JobMaster/Save Job from the pull-down menu options. In the Save Job window, choose a location to store the file and type a name in the File Name field. The Note window will pop for any messages that need to be shown to the Operator while using this job file. Type in the note and click the **OK** button, or click the **Cancel** to save the job without a note attached.

The *Save Job* function can also be used to add or revise notes already attached to existing jobs. While a job is loaded, go to the *JobMaster/Save Job* option and click. The *Notes* window will automatically come up, allowing for revisions to be made to any existing notes along with a revision history of all notes applied to that particular job and providing an additional space for any new notes to be added.

JobMaster Note		X
Note History:		<u>0</u> K
2/16/00 3:27:06 PM Author: tracieg	<u></u>	<u>C</u> ancel
2/15/00 4:55:27 PM Author: tracieg		
2/15/00 4:54:56 PM Author: tracieg This is just a test in order to log the functions of the JobMaster Windows software.		
	V	
Enter New Note:		
	<u>_</u>	
	7	

Figure 31 – JobMaster/Note window

#### Save Job As

Save Job As function is used to create, update, or copy a job file.

After loading the job file, select *Save Job* from the *JobMaster* pull-down menu. Select location and type in job file name in the *File Name* field. Click the *Save* button when done.

Save Job	o As				? ×
Save in: 🔂 B	3PWin	 - 🗈	<u></u>	<u>r</u>	
🐮 Tester.bp					
File <u>n</u> ame:					<u>S</u> ave
Save as type:	BP Job File (*.bp)	 	•		Cancel

#### JobMaster Configure

Configures BPWin to start up JobMaster in Operator Mode.

You can configure the programmer to start up in Operator Mode automatically.

🞇 JobMaster N	lode	
BPWin Start-up Normal		<u> </u>
- Mark Input Fields	3	
F Enable	<u>No</u> te	
-Verify Checksum	of Data	
Checksur	erify Please remind me each time m I save a job	
	Note	

Figure 33 - JobMaster Mode screen

When *Operator* is selected in *BPWin Start-up Mode*, it allows only basic functions such as selecting a job file, testing, verifying, viewing notes and programming. It covers the basic areas that the Operator will need to have access to in order to perform jobs.

There are three (3) different **Note** buttons located on this screen. This gives the user, either Supervisor or Operator, more information about the functionality of these areas in the JobMaster Configure window.

#### **Change Password**

Change Password allows a Supervisor to change a JobMaster password.

This function is only allowed to Supervisors with the original password or when setting up a JobMaster password for the first time.

JobMaster Password	
Note: The Maximum length of a password is 15 characters.	<u>0</u> K
JobMaser Password	<u>C</u> ancel
NUMERON	
New JobMaster Password	
Verify JobMaster Password	

Figure 34 - JobMaster/Change Password screen

Select *JobMaster/Change Password* from the pull-down menu. The BP Software will first prompt you for the current password (if presently used), then prompt you to enter a new password into the space provided. Once you have entered a new password and verified the new password, the software will store and announce that the new password has been recorded.

The maximum limit of characters that can be used for a JobMaster password is 15 and <u>IS</u> case-sensitive.

#### View Note

This option shows any notes attached to a particular job file.

Choose *JobMaster/View Note* from the pull-down menu. Any notes attached to the loaded job file will appear in the *Note* window, complete with a revision history to keep track of all notes added, date and time as well author.

JobMaster Note		×
Note History:		<u>0</u> K
2/16/00 3:27:06 PM Author: tracieg	<u> </u>	Cancel
2/15/00 4-55:27 PM Author: tracieg		
2/15/00 4:54:56 PM Author: tracieg		
This is just a test in order to log the functions of the JobMaster Windows software.		
Enter New Note:		
nter New Note:		

Figure 35 – JobMaster Note window

#### HELP

The Help system is comprised of HTML help files, basic troubleshooting Q&A, how to contact technical support and software information.

Real BPWin				_ 🗆 X
<u>F</u> ile <u>T</u> ools <u>J</u> o	bMaster	Help		
Copies: 1	28 🛛	Tech Support		
BP-1400 TA:	240LV	<u>A</u> bout BPWin	LPT1	<b>^</b>
Device Act	tel A1010B-PL44	4 Fuses: 112000		
Data Patter <u>n</u> <er< td=""><th>mpty&gt;</th><td></td><th></th><td></td></er<>	mpty>			
<u>P</u> rogram <u>B</u> lank <u>S</u> e	ecure			
Actel_ChkSum	n 🔽 🗆			
•				

Figure 36 – Help pull-down menu

The HTML files are attached to both the Internet downloadable software and the CD-ROM. The files included with the software package are as follows:

Device programmer manual(s), dependent on the programmer reference files downloaded or installed with software.

BPWin User's Guide Basic Troubleshooting Readme text file

*Help/Tech Support* lists the phone numbers and e-mail address for reaching Technical Support. In the US 800-225-2102, ext. 772. Outside the US 713-688-2620, ext. 772. <u>Tech@bpmicro.com</u>

Help/About BPWin displays the current BPWin version number and specifics about the software.

#### **ACTION BUTTONS**

#### **COPIES FIELD**

The *Copies* field, located below the pull-down menu, allows you to enter the number of devices you are going to program. The software will automatically keep track of how many are programmed during the job, how many failed and how many are remaining. When this number is reached successfully, a Job Summary Report will be presented for printing.

#### **OPEN BUTTON**

Pops up the Open window and allows a user to choose a JobMaster (.bp) file to open.

#### SAVE BUTTON

Opens the *Save* window and allows the user to save the current information as a JobMaster (.bp) file.

#### **DEVICE MARKER BUTTON**

Opens the *Device Marker* window and allows the user to designate a device package type (plastic or ceramic) and up to three (3) lines of text.

#### **DEVICE BUTTON**

The *Device* button gives users access to the list of devices supported by the designated device programmer via the *Select Device* window.

#### Select Device Window

The *Select Device* Window offers a list of devices supported on the programmer model selected in *Configure*. Selecting a device will configure the programmer with the correct programming algorithm. The algorithm is specified by the semiconductor manufacturer and contains the voltage, timing, and pin-out requirements.

Select Device	
Look for:	<u>S</u> elect
Actel A1010-PG84	Cancel
Actel A1010-PL44	<u>D</u> ev Info
Actel A1010A-PL44 Actel A1010A-PL68	
Actel A1010A-PQ100	
Actel A1010B-PG84 Actel A1010B-PL44	
Actel A1010B-PL68 Actel A1010B-PQ100	
Actel A1010B-VQ80 Actel A1020-PG84	
Actel A1020-PL44	
Actel A1020-PL68 Actel A1020-PL84	
Actel A1020A-CQ84	
Package Type All  All	

Figure 37 – Select Device window functionality

In the *Look for* box, you can type the device manufacturer and part number. You can also make use of the search engine by typing in the first few letters of the manufacturer's name and part

number separated by a comma (,). You will notice that as characters are typed in, the device list narrows to show only those devices containing the characters you have typed, in the order you type them. You can also narrow the list by designating a particular *Package Type* or *Architecture* in the bottom right-hand corner of the screen.

Click on the desired selection from the list of supported devices. It is important to select the correct device for programming. Some character suffixes at the end of the part number pertain to temperature or speed ratings and are not of importance for programming. Choose the device that exactly, or most closely, matches your device part number.

When the correct device is highlighted and the appropriate information entered, click the *Select* button to load the algorithm for that device or *Cancel* to escape without selecting.

The *Package Type* window narrows the search by only listing devices of the package type selected.

The *Architecture* window narrows the search by only listing devices of the type of architecture selected.

Changing the settings in the Package Type and Architecture fields may cause the changes to become the default settings.

Dev Info Button

The *Dev Info* button lists the current information on the device highlighted along with certain notes and precautions to be aware of if pertinent to the selection of that particular device, such as algorithm settings, incorrect data pattern, erasing procedures, etc.

Once a device is chosen and the *Select Device* window closes, the device information will show up in the field next to the *Device* button. A note or warning may be presented in a *Device Information* window at that time to inform the user of any important information regarding the selection.




Figure 38 – Dev Info Button

# DATA PATTERN BUTTON

Click on the *Data Pattern* button to access the window where a data file can be selected. This window is where data to be programmed can be loaded into the buffer from a file or from another device. It works like most Windows programs for file loading. It also offers the user more fields and options for control such as designating .HEX or .DEC files, and editing the buffer.

Data Pattern	
Current Buffer Contents Pattern: Date: Size:	Open Save Clear
5126.	<u>E</u> dit
Display Format       Check Sum Options         O Decimal       Hexadecimal         OK       Cancel	

Figure 39 – Data Pattern window functionality

\*Check Sum Options displays the checksum of the data in the file highlighted.

\*Size displays the size of the file selected in bytes.

\*Date displays the creation date of the file selected.

*\*Type* displays the file format type.

#### **Open Button**

The *Open* button brings up the *Load File into Buffer* window. Several options are available before loading the file.

oad Fil	le Into Buffer	>
Pattern:	Bro	
Date:	Type:	
Size:		
	e As: Binary Load Entire File: M Clear Buffer Before Loading: M	
Automa	atic Lowest Address To Load:	
Lowes	t Address From File To Load: 0	
Highes	t Address From File To Load: 268435455	
Addr	ress In Buffer To Place Data:	
	Default Buffer Value: 0	
Display F		el
	Figure 40 – Load File into	o Buff

The Load File into Buffer window allows the user flexibility in loading the buffer.

**Example**: Part of a file can be loaded, multiple files can be loaded, files can be loaded at specific addresses, a default buffer value can be specified, or any combination of these options can be set in the window.

Once a file has been loaded, the options in the Load File into Buffer window will become available for the user.

*Load File As* allows you to specify the file type of the data to be loaded. Even though the software will interrogate the file and automatically choose the file type, it is important that the correct file type is selected so that the correct data is loaded at the correct address. If the file type is not consistent with what you want to load, you may use the pull-down menu option to choose the appropriate type.

*Load Entire File* is checked as default. Uncheck this box if you intend to load only a portion of the file. Once unchecked, options for *Lowest Address from file to load* and *Highest Address from file to load* become available.

*Clear Buffer before Loading* is checked as default. To load more than one file into the buffer, begin by loading the first file. Select the second and uncheck this box. You will then need to specify an address to load the second file in the *Address in Buffer to Place Data* field. Repeat the process for any additional files needed.

A common requirement is loading a file generated by an assembler or compiler with a starting address other than zero. Therefore, the program allows you the opportunity to specify another address.

**Example:** If your code executes at address F0000hex, you will specify this location in the "Lowest address to load" field.

For most purposes, this is what you want; however, some compilers generate the code in random order, which will make this feature less desirable.

Automatic Lowest Address from File to Load may be used to discard any data from your file with a lower address than specified here.

*Highest Address from file to load* may be used to discard any data from your file with a higher address than specified here.

Address in Buffer to Place Data answers another common requirement: loading multiple files into the buffer. In this case, use this field to specify the address where the first byte of the second file should be loaded.

*Decimal* or *Hexadecimal* allows user preference for viewing address information in any preceding fields.

Once you have determined your specs and are ready to load the file into the buffer, click the *OK* button. If you wish to exit *without* loading the buffer, click *Cancel*.

To load the buffer from a file – select the drive, directory, folder and file. Once you have highlighted the file to load, click on the *Open* button. The *Load File into Buffer* window will appear to prompt you for file type designation. After designating the data type for the file, the data will be loaded into the buffer.

To retrieve data from another device – place the original chip on the socket module and verify the correct data shows up in the *Main Screen* fields. Select the *Read* file tab/*Read* button to load the data from the device into the buffer. The data can then be viewed in the buffer through the *Data Pattern window* by clicking on the *Edit* button or saved to file by clicking on the *Save* button.

#### Save Button

The *Save* button appears on the *Data Pattern* window once a file has been loaded and brings up the *Save File from Buffer* window and saves the buffer contents to disk. You may choose any local or network drive available to save the file in.

Save File From Buffer		×
Pattern: R:\JED\TST\James\TEST.BP		Browse
Buffer Save Options Save File As: Binary	Save Entire Buffer:	
Lowest Buffer Address to Save: Highest Buffer Address to Save:	0 278535	
Display Format © Decimal © Hexadecimal	<u>o</u> k 2	<u>C</u> ancel

Figure 41 – Save File from Buffer

*Pattern* field is where the name of the file will appear. To type in a new name for the data file, click the *Browse* button and type the name in the *File Name* field. It is recommended that you keep this name to the standard 8/3 (eight-character name followed by three-character extension for file type) format for fluidity.

Save file as field allows you to designate the file type to use for formatting the data file.

*Save Entire Buffer* is checked as default. In order to save a specific address range, uncheck this box. Once unchecked, the *Lowest buffer address to save* and *the Highest buffer address* to save options become available.

Lowest Buffer Address to Save field allows you to specify the lowest buffer address to save.

Highest Buffer Address to Save field allows you to specify the highest buffer address to save.

*Decimal* or *Hexadecimal* allows user preference for viewing address information in any preceding fields.

To proceed with saving the file, click the *OK* button. To exit without saving the data, click *Cancel*.

# **Close Button**

The *Close* button closes the *Data Pattern* window without opening a file. If you have saved a file or made any checksum selections, these changes will be saved over the original file and be in effect when you retrieve the file at a later time.

# Edit Button

**Buffer Editor** X OK Address 00 01 02 03 04 05 Cancel azter \b: Goto 0D 6D 74 69 61 3A 0A 6B 65 62 62 5C 62 25 65 3B 3B 6F 6C 61 20 3A 73 63 73 64 60 70 20 0A 63 5C 3B 3A 0D 65 75 3D 63 00 00 00 00 00 00 00 00 51 3E 64 70 68 \dos 00030 00040 00050 00060 00070 00080 <u>F</u>ill Copy 69 3B 6C 6E 65 65 5C Search 00090 000A0 000B0 00120 00130 00140 00150 00160 00170 00180 00190 00140 01B0 00 00 00 Dec ASCII HEX • Hex Buffer Size: 000000BB Bytes

You may choose to edit the buffer contents by clicking on the *Edit* button.

Figure 42 – Buffer Editor window

The *Buffer Editor* window is setup to list the addresses on the left of the screen, the data for each address in the middle with the fuse legend directly above, and the ASCII version of the file on the right.

The *Buffer Editor* window allows you the options to *Goto* a certain memory location within the buffer, *Fill* a range of addresses with a certain value, *Copy* a specified memory range to another

location within the buffer, *Search* for a data pattern within the buffer, and specify *Dec* or *Hex* via a radio button.

Within the *Search* function, you may choose to start the search from a particular address in the *Start Address* field or search for a particular pattern of data in the *Pattern* field (can be by multiple bytes or ASCII text). The *Pattern* field will allow you to specify whether the pattern you are searching for is in hex or ASCII and whether the search goes forward or backward from the starting address.

# **Clear Button**

The *Clear* button clears the buffer contents to the value specified as the default buffer value. This button only appears when the *Configure* menu option under the *File* pull-down menu is set to *Experienced Mode*.

#### **DEVICE CONFIG BUTTON**

You may set any options that are available for a specific device through the *Device Config* button. Listed below are the definitions of common configuration options available. Not all device options found in the software are listed and not all options will pertain to every device.

Device Configure			
Vector	ОК		
Device Configure			
Configure Range	Set	OK	
Device Configure			
Configure Byte Order	Range Set		OK

Figures 43, 44, 45 – Device Configure windows showing some of the different functions available for different devices

*Range* sets a specific address range in the device to program data or set an address to offset data as it is programmed into the device.

**Set** divides the data into two or more devices to be read either in parallel by entering values in the *Data path width* field, or bank – programming by dividing the data into two or more devices to be read in series - by increasing the number in the *Number of banks* field. The **Programming Mode** allows you to select either a single device or a set of devices.

Device Set		
Data path width: 1		OK
Number of banks: 1		Cancel
Programming Mode: 💿 Single	C S <u>e</u> ts	
Fig	ure 46 – De	vice Set window

*Vector* sets test vector parameters. These options define how the vectors are applied and how the results are returned. This option is only available on appropriate devices, if there are test vectors in the specified file and *Test* has been enabled under the *Test* file tab.

*ResetPol* sets the Reset Polarity configuration bit on devices that have this feature.

*Configure* displays any of the variety of special options available to specific devices such as sector protection, boot block lockout, watchdog timers, oscillators, brownout timers, code protection, identifiers, lock blocks, etc.

Use the *Test* button to begin the functional test operation.

Secure performs a stand-alone secure. Options to ID Check and Continuity Check are available.

Use the *Secure* button to begin the secure operations.

#### **KEYBOARD USAGE AND HOT KEYS**

The BPWin program also utilizes keystroke combinations, called hot-keys or quick-keys, to allow the user more freedom in directing the program functions. Listed below are common keys and keystroke combinations used within the software. You may also use the keystroke combination **ALT** + Underlined character wherever applicable.

*Example: <u>File</u> pull-down menu. Instead of using your mouse, you may also press the* **ALT key** and the **F letter key** at the same time to gain access this menu.

COMMON USAGE KEYS The following keys may be used at any time:	
КЕҮ	FUNCTION
Esc	Close the current window/retain original information. *Does not work in <i>Configure</i> window, must actually click on the <i>Cancel</i> button.
←, →	Move left or right to a selection.
<b>↑</b> , <b>↓</b>	Move up or down to a selection.
Enter	Execute function command that is selected.

COMMON HOT-KEYS (QUICK KEYS)		
KEY COMBINATION	FUNCTION	
Alt-C	Device Configure window.	
Alt-D	Brings up Select Device window.	
Alt-E	Execute or test depending on device selected.	
Alt-F	Select File drop-down menu.	
Alt-H	Selects Help drop-down menu.	
Alt-O	Used only in Data Pattern window; selects Open <i>button</i> .	
Alt-P	Selects <i>Program</i> file tab.	
Alt-R	Selects <i>Read</i> file tab.	
Alt-S	Selects <i>Secure</i> file tab or <i>Stop</i> button if <i>Secure</i> tab is not available.	
Alt-T	Selects Tools drop-down menu.	
Alt-V	Selects Verify file tab.	

<b>DIALOG BOX COMMAND FUNCTIONS</b> Dialog boxes gather information before executing commands. The dialog box control keys are:		
КЕҮ	FUNCTION	
Esc	Cancel the active window and return to Main Screen.	
Enter	Exit the dialog box and execute command.	
Home	Move to first selection of current line.	
End	Move to last selection of current line.	

EDIT COMMAND FUNCTIONS		
КЕҮ	FUNCTION	
<b>←</b> , <b>→</b> , <b>↑</b> , <b>↓</b>	Move cursor.	
Home	Move to front of current line.	
End	Move to end of current line.	
Ctrl-U	<i>Upgrade</i> window.	
Enter	Make selection.	

#### MAIN SCREEN FILE TABS

Depending on the device chosen, any of the following action/function file tabs may appear in the bottom of the viewing screen.

Depending on applicability, each particular file tab may include any or all of the following actions pertaining to each function.

*Program* – Chksum, Secure, Program, Test, Blank Check, Continuity, Probe, Erase, Verify & Test, Secure & Test, Continuity & ID, ID Check, Verify Once, and Verify Twice.

*Verify* – Continuity, Compare, Verify, ID Check, Continuity & ID, Verify Once, Verify Twice, Compare, and Sum.

Read - Clear Buffer First, Continuity, Read, ID Check, and Continuity & ID.

*Test* – Continuity and Test.

Blank – Continuity and Blank Check.

Secure – Continuity, Secure, Secure & Test, Program, and Probe.

Check boxes next to certain functions within each file tab may be grayed out, depending on the device selected. These functions are mandatory for the particular device selected and may only give you the choice of choosing a certain type within that function pull-down menu.

*Each file tab allows for a start button (named after the function tab, i.e. the* Program *tab has a* **Program** *button) and a stop button to abort the request.* 

# CHAPTER 5 TROUBLESHOOTING

The information in this chapter may help you solve or identify a problem with your software and/or programmer. If you have a problem that you cannot solve, please call us. We are dedicated to making BP Microsystems software and programmers as trouble-free as possible.

#### HOW TO REACH US

#### **TECHNICAL SUPPORT**

Inside the US	800-225-2102	
Outside the US	713-688-4600, ext. 772	
Fax	713-688-0920	
Email	tech@bpmicro.com	
Web Page	www.bpmicro.com (Internet)	
SALES SUPPORT		
SALES SUPPORT		
SALES SUPPORT Inside/Outside US	713-688-4600, ext. 771	
	713-688-4600, ext. 771 713-688-0920	
Inside/Outside US	·	

#### **CALLING THE TECHNICAL SUPPORT LINE**

You can obtain technical support from BP Microsystems anytime that you are experiencing a problem that you cannot solve. We request that you have the following information ready when you contact us:

The model number of the BP Microsystems programmer (title bar of secondary screen). Your software version number (from the top of the main screen). The exact error message and error number you received. The exact algorithm that was selected. The exact part number on the chip you were trying to program. The command you executed. The results of running the self-test command on your programmer (BP Microsystems Diagnostics). It is also useful to have a print-screen of the error. You may be asked to upload your file and/or send in your devices so we can analyze the error at the factory.

If you need to return your programmer to BP Microsystems for any reason, you must call and get a Return Material Authorization (RMA) number before shipping; mark the RMA number clearly on the shipping container. Be sure to include a description of the problem experienced, a return address, contact person and a phone number.

#### **TESTING THE HARDWARE**

The programmer can test its hardware quite extensively. The self-test routine can detect problems in the pin-drivers, power supply, microprocessor, data cable, printer port, and several other circuits. The hardware test cannot detect problems resulting from a dirty socket. To execute the test:

Remove any chip(s) from the programmer site(s). Choose *BP Microsystems Diagnostics* from the list of devices found in the *Select Device* window. Watch the screen and the programmer LED lights for any error messages.

watch the screen and the programmer LED lights for any error messages

For more in depth instructions on running the self-test, see page 2-5.

#### If you receive an error during the test, please call Technical Support for assistance.

#### SOFTWARE UPDATES

The control software for your programmer is updated on a frequent basis (typically every six weeks) to add features and provide you with support for new chips.

Software updates may be obtained from BP Microsystems as a subscription. Please contact a sales person to purchase a software subscription.

Software upgrades may be obtained through our Internet address (listed in *Chapter 5*, *Troubleshooting*), but depending on the type of programmer you have (engineer, production or automated), upgrades and renewals may need to be made by contacting our sales department.

If you decline the software/hardware upgrade and your software support runs out, you will most likely receive the following message when selecting a part:

#### Error Code 57: Device Not Enabled

Your programmer is designed to be highly flexible and programmable, allowing it to program a wide variety of chips. Consequently, when a problem does arise, it can usually be fixed with just a software update.

We recommend that you obtain the latest software revision before calling our support line with a software problem. Many of our technical support calls result in the user obtaining the latest version of the software.

# FAQ's

# Why does the BPWin NT 4.0 software keep failing?

The device drivers have not been installed or are not being recognized by the software. The BPWin software that runs on an NT environment is attempting to establish communication with the device programmer through the drivers. When the drivers are not found, it fails the software. In order to remedy this, you will need to install, or re-install, the device drivers for the software. Please refer to the steps listed below the following question to obtain the device drivers and verify that the software is recognizing them.

# Why isn't BPWin running in the NT environment?

The Windows NT 4.0 system requires the installation of a systems device driver. The first step to take is to find out whether a device driver is installed or not.

Go to the Start menu of the Microsoft Windows toolbar. Select Settings/Control Panel. Double click on the Devices icon. Look for the device name BPMNTDRV.

In the window that pops up, verify that this device driver status is set to "started" and startup is set to "automatic". If these selections have not been designated for the device driver, highlight the device driver by clicking on it. To set the status to start, click the start button. This will attempt to start the device driver. To set the driver startup to automatic, click the startup button and select automatic.

If for some reason the device driver does not install or the user needs to uninstall the driver, the user can accomplish this through the command prompt. The user needs to go to the NTDrvr sub directory of the directory they installed the software to (default installation directory: C:\Program Files\BP Microsystems\BPWin\NTDrvr).

To uninstall from this directory type: drvinstl-u To install from this directory type: drvinstl-i

There are registry settings for the device driver and as soon as there is a full definition they will be added here.

# In the DOS version, the configuration settings were saved to a file. Where did they go?

With the introduction of the BPWin software, the configuration settings are no longer saved to a file. These settings are now being saved in the Windows 95/98/NT 4.0 Registry and are not deleted upon being uninstalled. This allows the user to continue to use previous settings when upgrading to a new version of the software. There may be cases however, when it will be required to delete these settings. To do so, execute the following steps:




Figure 47 – Regedit screen

Go to the Start Menu of the Microsoft Windows taskbar. Select the Run option. Type "regedit" and press enter. Highlight the selection as shown above. Press the delete key.

The BPWin registry settings have now been deleted. The new registry settings will appear in this directory upon re-installation or upgrade of the software.

#### **ERRORS WHILE PROGRAMMING**

If you experience problems while trying to program a chip, try to narrow down the problem. If you receive a **Cannot program** or **Cannot erase** error while programming:

Make sure you have selected the proper programming algorithm

If you are using a PLD or microcontroller, the device may have been previously secured The device may not be fully erased (this should be verified by confirming the *Blank Check* option has been chosen in the *Program* file tab)

The device may have a newer die than the one supported by the programming algorithm

You may want to run the *Compare* command from the *Verify* file tab to see where the command failed. Look at the first error indicated by the *Compare* command. This is the location that caused the *Program* command to abort and return an error message. Three possibilities exist:

The byte or bit didn't program at all.

There are extra programmed bits.

A combination of unprogrammed bits and extra programmed bits. On memory devices, compare the two hex data values to see what went wrong. On most EPROMs, the erased state is FFh and the fully programmed state is 00h.

If the expected value has more 0 bits than the value read from the chip, the chip may not have been fully erased before programming. If the byte read from the chip is completely unprogrammed (FFh), you are probably either using the wrong algorithm or have a defective chip. If you find that the same bit fails every byte, you should suspect a dirty socket or a bent IC pin.

You can expect a small number of fuse-link programmable PLDs to fail during programming. This is because they cannot be fully tested at the factory without blowing out the fuses! Most semiconductor manufacturers claim you should get a 98% programming yield. Your yield shouldn't drop below the value specified by the semiconductor manufacturer.

Most semiconductor manufacturers fully test EPROM and EEPROM-based PLDs. You should achieve a very high yield on these parts. These parts do, however, have a limited number of erase cycles. Most parts can be erased and programmed up to 100 times without failure.

#### CLEANING A DIRTY DIP SOCKET

If the DIP socket becomes dirty, it will fail to make contact with all the chip pins. The simple fix is to place your chip in the socket, push the lever down, and slide the chip left and right a few times. Cleaning sockets with a blast of high-pressure air on a regular basis is also recommended.

If this does not resolve the problem, run the hardware self-test described in *Chapter 2*, *Getting Started*, page 2-5. If your hardware has passed the self-test, there may be an error in the programming algorithm you are using or the semiconductor manufacturer may have updated the programming algorithm for your device. In either event, your problem will probably be corrected with a software update.

#### **ERROR MESSAGES**

Error messages are usually generated by the device programmer. The first step to take when an error message has been received is to refer to the appropriate device programmer manual's Troubleshooting section. The following list of error messages could originate from the software.

#### Version Mismatch - BPEng.dll and BPAlg.db versions mismatched.

The engine and Algorithm database versions do not match. Accepting this error message will prompt an exit from the software. Please contact technical support for further assistance.

#### BPPgmr.ocx - BPPgmr.ocx internal error

When the unique coding sequence attached to both the BPPgmr.ocx and the BPEng.dll do not match, this error will be generated. Accepting this error message will prompt an exit from the software. Please contact technical support for further assistance.

# Algo Database Error – Error loading BPAlg.db

This is a 'catch all' error code. If any thing not listed above proves to cause an error while loading the Algorithm Database, this error will be generated. Accepting this error message will prompt an exit from the software. Please contact technical support for further assistance.

# **BPNtIoDII – No parallel port is available.**

When using BPWin NT 4.0, an error is generated if the device drivers have not been installed. The software attempts to establish communication with the programmer through the driver. When the driver is not found, it fails the software. In order to remedy this, you will need to install the device drivers for the software. Please refer to section FAQ, page 5-3, for procedures.

# Error 3: Cannot reset hardware.

The software cannot establish communications with the programmer. Here are some suggestions:

Be sure the programmer has proper power and that the green PASS LED is on. Since the programmer will do an automatic Power On Self Test (POST) upon startup, it could be that the programmer failed the test and has signaled the software into the default DEMO mode. If this should happen contact Technical Support, see page 5-1.

Make sure the cable from the programmer to the computer is properly connected to a parallel printer port. If you are using a ribbon cable, this is probably the problem (ribbon cable connectors are designed for use inside a chassis where the cable is not flexed). You should use a shielded 25-conductor cable (not an RS-232 cable).

Your LPT port could be the problem. If you have multiple parallel ports, you may have the ports configured incorrectly; that is, two at the same address. Some laptops have the ability to disable the port. If you have one, make sure the LPT port is enabled.

Another program may be interfering with the port such as a print cache. When running under Windows, you increase the potential of another program trying to access the same parallel port and changing the expected status at the port.

If you have a hardware lock key between the programmer and the port, try removing it. Last but not least, the programmer may be damaged. Try another computer and/or parallel port and see if it works there. See *Calling the technical support Hotline*, page 5-1.

# Error 5: Hardware time-out.

This error message is generated when the software is waiting on a response from the programmer while executing a command and the programmer does not respond within the expected amount of time. This error may result from several causes. You may be experiencing communication errors (see "*Error 3: Cannot reset hardware*" above). There may be a bug in the software for this particular algorithm (see *Error 10: Error in programming algorithm*" below. See also *Self-Test*, page 2-5.

# Error 6: Wrong model number.

See "Error 3: Cannot reset hardware" above for possible causes.

# Error 8: LPTx: is not a functioning port.

The parallel port LPTx (where x=1, 2, or 3) that is selected with the *Configure* command does not exist in your computer, is not functional, or has a bad cable connected to it.

# Error 9: Programmer execution error.

The programmer failed an internal consistency check. See "*Error 3: Cannot reset hardware*", page 5-5 and "*Error 5: Hardware time-out*", page 5-6 for possible causes.

# Error 10: Error in programming algorithm. Please call technical support.

The software has detected an internal error. You should contact BP Microsystems to report the error. You may need to obtain a software update. See *Calling the technical support Hotline*, page 5-1.

# Error 11: There is no data in the buffer. You must load a file or read a chip.

A command tried to read data from the buffer to program or verify a chip, but nothing has been loaded into the buffer yet or the buffer was recently cleared.

# Error 14: There is no chip in the programmer site.

Be certain that your chip is inserted correctly. If the chip was inserted correctly, remove it and run the hardware self-test to be sure your programmer is functioning correctly (**BP Microsystems Diagnostics**). A defective chip may cause this error. When using an autohandler, the contactor may not have closed or the connection between the programmer and the contactor may be disconnected.

# Error 15: The chip is not inserted in the programmer site correctly.

The continuity test determined that the chip in the programmer site does not have continuity on all the proper pins. You should examine these pins carefully. Possible causes are:

A bent pin.

The chip is not in the proper position in the programmer site.

The chip has a different number of pins than the chip selected.

The algorithm selected has a '\*', indicating it requires an adapter, but you did not use the adapter, or vice-versa.

The socket is dirty and not making a connection. See *Cleaning a dirty DIP socket*, page 5-5. The wrong socket module or adapter is being used for this part.

The device may be a very low power device that is not properly detected by our continuity methodology. If so, please let us know.

It's not easy to get continuity on an LCC device in a PLCC socket. If you are trying to do that, then you may need to add a spacer between the chip and the lid in order to apply the proper force to the device pins. The best solution is to purchase an LCC socket module that does not require any such jury rigging. Note also, LCC devices will not work at all in the autoeject sockets designed strictly for PLCC devices.

#### Error 16: The chip is inserted backwards.

The chip has passed the continuity tests, but appears to have the GND and Vcc pins improperly placed in the socket. If the DIP, SOIC, or TSOP device is not actually inserted backwards and the LCC, PLCC, or QFP is not accidentally rotated, then the device is probably defective. Try a known good device.

# Error 17: Out of base memory. You should have at least 200K free.

Your computer's configuration does not have enough RAM available to run the software. You should have 640K RAM installed with at least 200K available for program execution. Memory resident programs, such as network drivers, may reduce the RAM available to the programmer, so you may need to remove these programs from your CONFIG.SYS and AUTOEXEC.BAT files. If you are using DOS 5.00, you can specify that DOS be loaded into high memory, saving base memory for BP software. See your Microsoft Windows manual for details.

# Error 18: Temporary file error.

Our software's virtual memory manager is trying to store data that is currently not needed in RAM to the disk. The program was unable to create a temporary file or the disk is full. You should make sure you have plenty of disk space (the larger the data files, the larger the requirement for temporary disk space). The program does take advantage of EMS memory if you have an expanded memory manager installed. This is much faster than using the disk for temporary swap space.

# Error 21: Cannot program.

Not able to program the device in the programmer site. See *Errors while Programming*, page 5-4.

# Error 22: Cannot erase.

Not able to erase the device in the programmer site. See Errors while Programming, page 5-4.

# Error 23: Invalid electronic signature in chip (device ID).

The chip may be damaged or the chip manufacturer may have changed the programming algorithm without notifying us. See "*Error 25: Invalid electronic signature in chip (manufacturer ID)*" below.

# Error 24: Invalid electronic signature in chip (algorithm ID).

The chip may be damaged or the chip manufacturer may have changed the programming algorithm without notifying us. See "*Error 25: Invalid electronic signature in chip (manufacturer ID)*" below.

# Error 25: Invalid electronic signature in chip (manufacturer ID).

Many of the new EEPROM based PLDs (such as all the GALs) have electronic identifiers that specify the manufacturer, the device code, and the proper programming parameters. The most common cause of this error is when you have selected the wrong manufacturer for the particular

part you are using (*e.g.*, you may have a National Semiconductor part in the programmer site and a Lattice part selected). It is also possible that your chip has a newer ID than your software revision supports. See *Software updates*, page 5-2.

# Error 26: Device is not blank.

The *Device/Blank* command was executed or the "*Blank check before programming*." option was enabled in the *Device/Options* dialog box and the device in the programmer site is determined to have programmed data. Possible causes are:

The part needs to be erased longer. The device was previously programmed and cannot be erased (OTP EPROMs and fuse-link PLDs). The unreg algorithm uses used

The wrong algorithm was used.

# Error 27: Device is not secured.

An attempt to secure a device was made, but it failed. See Errors while Programming, page 5-4.

# Error 28: Data in chip does not match buffer.

A verify operation was performed to see if the chip and the buffer have the same data, but there is a difference in the two patterns. The verify may have been performed via the *Device/Verify* command or the *Device/Program* command when the "*Verify after programming*" was enabled under the *Device/Options* dialog box. The verify will not show where the difference occurred but the *Device/Compare* command will show you all the discrepancies. Here are some reasons why a device may fail to verify:

The part was secured. The part was programmed with a different pattern. The part has not yet been programmed. The device was incorrectly programmed by a different system. The wrong algorithm is selected. The chip was not properly erased before programming (this would be caught by the blank check

if it was enabled).

The wrong adapter is being used.

The device is not inserted correctly and you have the continuity test turned off or you ignored its error messages.

The device is defective.

# Error 31: Database file is invalid. The .EXE file is corrupted.

The .EXE file you are executing has been corrupted. You should get a new copy from BP Microsystems. See *Calling the technical support Hotline*, page 5-1.

# Error 32: Sorry, algorithm not found. Please call technical support.

The .EXE file you are executing has been corrupted. You should get a new copy from BP Microsystems. See *Calling the technical support Hotline*, page 5-1.

# Error 33: You must reselect the chip you want to program.

The device was selected before establishing communications with the programmers, perhaps prior to turning on the programmer or before switching to a different programmer. Simply reselect the chip and the error should not re-occur.

# Error 36: You must properly install the correct socket module.

On the BP-2100, the software interrogates the socket module before each operation to determine the correct mapping for the algorithm selected. You will get this error if:

There is no socket module installed.

The socket module installed does not support the device you have selected (*e.g.*, you have selected a 20 pin device and you have a 28 pin PLCC socket module attached).

The socket module installed is not supported by the version of the software you are using. Use the latest version.

The pinout has not yet been defined for this package type. It may be an oversight on our part. If so, please call technical support and inform us of this problem.

#### Error 39: Device already secured.

The device cannot be legitimately programmed, read, etc., because it has been secured. If it is a PLD it may still be functionally tested with the *Test* command under the *Test* file tab.

#### Error 40: No test vectors present.

The file you loaded did not contain any test vectors. Therefore, the *Test* command will not be executed. You should set the *Test* "Vector test after verify" to **NONE**.

#### Error 44: Internal error. Please call technical support.

The software detected an internal inconsistency. This may be caused by the computer not performing correctly.

#### Error 46: AFS software required to execute this function.

This is a function that is available to users that have purchased the Advanced Feature Software only. In order to use the chosen function you must buy the AFS upgrade. See *Calling the Technical Support Line*, page 5-1.

# Error 47: Self-test failed. This unit may need service. Please call technical support.

The self-test (**BP Microsystems Diagnostics**) has detected a hardware problem. The unit may need to be returned for repair. Note the exact error message and see *Calling the Technical Support Line*, page 5-1.

#### Error 48: Cannot Unprotect.

An attempt was made to unprotect a sector and failed. See Errors while Programming, page 5-4.

# Error 49: Cannot Protect.

An attempt was made to protect a sector and failed. See Errors while Programming, page 5-4.

# Error 57: You must purchase support for this device to use it.

The device that you selected is not supported in the default device set for this programmer. Call BP Microsystems Sales line to purchase an upgrade code for your programmer.

# Error 70: The buffer data cannot be used to program this device.

You loaded a file type that is not a valid option for the currently selected device. Re-select the device and load the buffer again. If the error persists, call BP Microsystems Technical Support.

# WARNING MESSAGES

Specific warning messages will pop up wherever applicable when choosing a device. These messages, pertaining to the type of chip being chosen, are designed to assist you with helpful information such as if the chip needs a third party adapter or requires the use of a special head, when the chip needs to be placed a certain way in the socket module, etc.

The warnings listed below are generalized warning messages to alert you of a problem that should be resolved before continuing.

# Warning: Device code is not correct

The programmer automatically checks the electronic identifier of your memory chip. If your chip does not read out the identifier expected by the software, there are two possible actions may be taken by the programmer. If you have "*Check electronic identifiers*." set to AUTO-SELECT and your chip reads out a known identifier, the software will automatically select the new algorithm for your chip. If you have it set to ENABLE, you will receive an "*Abort, Retry, Ignore or Select*?" query. The **Select** option will try to select the appropriate algorithm. Use it if you feel the wrong algorithm may have been selected in the first place. You can replace the chip and use **Retry** or you can abort the command. Finally, you can ignore the identifier and proceed.

Occasionally a semiconductor manufacturer will change the die on a chip to add the identifier. If this happens, the software may expect the identifier to be present in your chip. If you are using an old chip made before the identifier was added, you will get an error message. It is safe in this case to ignore the warning message. You can use the *Device/Options* command to disable the identifier altogether if you want to.

# Warning: Device is not blank

You will get this warning when using the *Device/Program* command with the "*Blank check before programming*" operation enabled in the *Device/Options* dialog box. You are given the option to "*Abort, Retry, or Ignore*", which allows you to try another chip before proceeding or to go ahead and program data on top of the data that may already be in the chip.

#### Warning: Device has been secured

You will get this message only on devices that have the ability to read the security bit prior to performing any other operation. Thus, you may get this when trying to read some PLDs and some microcontrollers. You are given the option to "*Abort, Retry, or Ignore*", which allows you to try another chip before proceeding or to go ahead and read the erroneous data from the chip.

# Warning: X fuses in buffer and Y fuses in chip

You will get this message when you try to program a PLD that has a different number of fuses than the number of fuses loaded in the buffer. This is a precautionary measure designed to help you keep from accidentally programming the wrong JEDEC file into a chip.

This message may not always be the best advice. For example, if you have a GAL22V10 (5892 fuses) selected and a PAL22V10 (5828 fuses) JEDEC file loaded. It is okay to program this JEDEC file into the GAL22V10 because they are 100% architecturally compatible; however, the

GAL22V10 has 64 additional fuses allocated as the UES (see *Device/UES* command for more details). If you ignore this message on the first operation, you will not receive any more warnings on the subsequent programming operations.

# GLOSSARY

This glossary has been included for convenience and to assist in grasping an overall understanding for the terminology and jargon used within the software and hardware engineering fields. To be as inclusive as possible, many of the terms found herein are not located in the manual, but are provided in order to supply definitions to common engineering acronyms and words.

#### DEFINITIONS

<u>A</u>	
Abel	Advanced Boolean Expression Language. An early hardware description language developed for PLD-based designs.
Accelerator	A specialized piece of hardware that speeds up a software-based task. Usually used for speeding up simulation.
Algorithm	A recipe for performing an operation such as computing an average value.
Analog	A continuously varying signal. For example, if an analog signal's range is from 0 to 5 volts, the signal can assume any voltage within that range such as 1.2, 2.4 or 4.7 volts. Microprocessors and microcontrollers usually cannot process analog signals directly and require conversion by an A/D converter before they can process the signal.
Analog Simulation	Modeling or simulation of an electronic circuit using representations of the actual circuit voltages, currents, and component values instead of simplified digital state representations.
Analog-to-Digital Converter	A/D, ADC. An electronic circuit that converts a continuously varying signal (temperature, pressure, voltage, etc.) into digital zeroes and ones that can be processed by a microprocessor or microcontroller.
Analyzer, Logic	An instrument that allows you to observe the behavior of digital signals in an embedded system.
ASIC	Application-Specific Integrated Circuit. A custom integrated circuit designed specifically for one end product or a closely related family of end products.

ASIC Emulation	Also Logic Emulation. The use of programmable circuits usually based on FPGAs, to emulate the design of an ASIC or an IC before it is built. ASIC emulation allows designers to check the operation of a design before committing the time and money required to fabricate the IC. Emulation serves the same purpose as simulation design verification but is much faster because it is based on hardware rather than software.
Autohandler	A machine that removes ICs from their shipping tubes, connects them to the programmer to be programmed or tested, and places them back in tubes. It may also have a marker that will label the devices. The most common autohandlers are manufactured by Exatron, MCT, and Quality Automation.
<u>B</u>	
BGA	Ball Grid Array. A surface mount device with solder balls and a high pin count, similar to PGA.
BiCMOS	Bipolar, Complementary-Symmetry Metal Oxide Semiconductor. An integrated circuit fabrication technology that combines the two major IC technologies, bipolar and CMOS, on one IC.
Bidirectional	A signal or port that can act as either an input to or an output from an electronic circuit.
Binary	The base-2 number system almost universally used by modern computers, microprocessors, and microcontrollers.
Bipolar	The original semiconductor manufacturing process technology. Usually characterized by high-speed, high-power operation.
Bipolar PROM	A fuse-link programmable PROM.
Bit	Contraction of Binary digiT. One digit in the base-2 numbering system used by virtually all modern computers, microprocessors, and microcontrollers. A bit can have a value of either zero or one.
Blank Check	A test performed by a device programmer to ascertain whether a device has been programmed (partial or total) or is in a virgin state.
Block Diagram	A graphical representation of a system using a very high level of abstraction.
Board, Circuit	Also PC Board. A thin card, usually made from fiberglass or plastic, which is covered with copper lines and is used to hold the various integrated circuits in an embedded system.
Bond-Out Chip	A special version of a microprocessor or microcontroller which brings critical internal signals from inside the chip out on special package pins so that developers can more easily observe what's happening inside the processor. Usually used to build In-Circuit Emulators (ICEs).

Boolean Algebra	A mathematical system developed in the 1800s to express the philosophical logic of Aristotle, which was coincidentally ideal for the description of digital circuits 100 years later.
Breadboard	A hand-made system prototype built as a proof of concept. In the early days of electronics (even before transistors were invented), engineers actually mounted circuit components to blocks of wood; hence the term "breadboard".
Buffer	An isolation circuit used to insulate sensitive analog or digital circuits from higher-power or higher-current levels in other portions of an electronic design. Often seen, for example, as an I/O buffer that separates the sensitive circuits inside of an IC from the signals on the circuit board to which the IC is attached.
	Data storage unit directly stored on CPU.
Bus	A group of two or more signals that carry closely associated signals in an electronic design.
Byte	A binary word consisting of eight bits. When used to store a numeric value, a byte can represent a number from 0 to 255.
<u>C</u>	
CAD	Computer Aided Design. The overarching generic term for all software tools that enable or aid in the creation of engineered systems. Sometimes, CAD refers only to the electronic versions of mechanical drafting tools. Sometimes, it refers to all such tools including EDA tools.
CAE	Computer Aided Engineering. The original term for electronic design automation (EDA). Now, often refers to the software tools used to develop the manufacturing tooling for the production of electronic systems such as for the panelization of circuit boards.
CFI	Complex-Instruction-Set Computer. A design approach for microprocessors and microcontrollers that employs relatively complex instructions that execute over multiple clock cycles. A program written using CISC instructions requires fewer such instructions to perform a task as compared to a program written using RISC (Reduced- Instruction-Set Computer) instructions.
Checksum	A number that results by adding up every element of a pattern. Typically either a four or eight digit hex number, it is a quick way to identify a pattern, since it is very unlikely that two patterns will have the same checksum.
Clock	A master timing signal that sets the operating pace for all other components in the embedded system.

Clock Skew	Variation from the ideal clock timing across an entire electronic design (usually in an IC) caused by parasitic elements. Seymour Cray was an early combatant of clock skew and had to design serpentine traces on the Cray I supercomputer's circuit boards to compensate for clock skew.
Clock Tree	A tree-like configuration of circuitry designed to minimize the effects of clock skew.
CMOS	Complementary Symmetry Metal Oxide Semiconductor. An IC process technology developed in the 1960s that typically runs at lower power than bipolar circuitry. Early on, CMOS was much slower than bipolar but has steadily gained in speed over the decades to rival today's bipolar speeds. Most ICs are now made using CMOS technology.
Co-design	See Hardware/Software Co-design.
Compare	Reading a programmable device and displaying any discrepancies from the desired pattern. Each error is displayed on the screen. This comparison is slower to perform than a verify on the programmer.
Compiler	A computer program which translates programs written in a high-level language (HLL) into assembly-language instructions or machine code.
Complex PLD	These devices are the big brothers of PALs. Their architecture grew out of the familiar sum-of-products design that is common to PALs, but they may have as many as 84 pins, or more, buried logic that is not connected to the outputs, and more complex interconnection schemes.
Concurrency	The ability of an electronic circuit to do several (or at least two) different things at the same time. Contrast with computer programs, which usually execute only one instruction at a time unless the program is running on a processor with multiple concurrent execution units.
Concurrent Design	The ability to develop many parts of a complex electronic design in tandem using EDA tools such as simulation to stand in for portions of the system yet to be designed fully.
Concurrent Programmer	A multiple-socket programmer that starts programming each device as soon as it is inserted in a socket, without all sockets having to be filled.
Controller	An electronic system that directs the operation of some larger system.
Core	A predesigned block of logic employed as a building block for ASIC design.
Co-Simulation	Simulation of hardware and software together, simultaneously.
Coverage	A measure of the 'goodness' of a test or test suite. Usually refers to fault coverage and is expressed as a percentage of the circuit covered by the test. Usually, it is too expensive to achieve 100% coverage and test engineers shoot for coverage in the high 90's. Scan-test technology can

	improve coverage results, at the expense of additional silicon on the chip and some additional design time.
CPLD	Complex Programmable Logic Device. A programmable IC that is more complex than the original Programmable Logic Devices such as AMD's (originally MMI's) PALs but somewhat less complex than Field Programmable Logic Arrays.
СРИ	Central Processing Unit. The core circuitry of a computer including the ALU (arithmetic logic unit), address-control circuitry, and bus-control circuitry. Usually implemented with a microprocessor or microcontroller in an embedded system.
Crosstalk	A condition where signal activity on one wire in an electronic circuit couples to another wire and causes noise through electrostatic (capacitive) or electromagnetic (inductive) coupling.
CUPL	A hardware description language originally developed for PLDs.
Cyberoptic	Computer generated; connection for light-pulse information to be transmitted
<u>D</u>	
Debugging	The art of finding and eliminating errors in system designs.
Design Capture	Design Entry. The process of entering an electronic system design into a
	computer using EDA tools.
Design Error	A flaw designed into an electronic circuit, which is then faithfully reproduced in every manufactured system (as opposed to a manufacturing error that is a flaw created by the manufacturing process itself). Emulation, simulation, and design-rule-checking tools all help to minimize or eliminate design errors.
Design Error Design Rule Check	A flaw designed into an electronic circuit, which is then faithfully reproduced in every manufactured system (as opposed to a manufacturing error that is a flaw created by the manufacturing process itself). Emulation, simulation, and design-rule-checking tools all help to
-	A flaw designed into an electronic circuit, which is then faithfully reproduced in every manufactured system (as opposed to a manufacturing error that is a flaw created by the manufacturing process itself). Emulation, simulation, and design-rule-checking tools all help to minimize or eliminate design errors. Verification of an IC or PC board layout for conformance to the physical
Design Rule Check	A flaw designed into an electronic circuit, which is then faithfully reproduced in every manufactured system (as opposed to a manufacturing error that is a flaw created by the manufacturing process itself). Emulation, simulation, and design-rule-checking tools all help to minimize or eliminate design errors. Verification of an IC or PC board layout for conformance to the physical or electrical limitations of the implementation technology in use.
Design Rule Check Device	<ul> <li>A flaw designed into an electronic circuit, which is then faithfully reproduced in every manufactured system (as opposed to a manufacturing error that is a flaw created by the manufacturing process itself). Emulation, simulation, and design-rule-checking tools all help to minimize or eliminate design errors.</li> <li>Verification of an IC or PC board layout for conformance to the physical or electrical limitations of the implementation technology in use.</li> <li>Microchip or Integrated Circuit chip.</li> <li>Design for Test. A design methodology that includes special attention to the design of a circuit and the addition of special circuitry that eases the</li> </ul>

	ceramic package and connected to the external metal interconnect pins of the IC with very small bonding wires. It can be seen through the window of erasable EPROMs.
Digital	An approach to circuit design based on the binary number system. Signals in digital circuitry can only assume well-defined levels; intermediate levels are invalid. For example, in a digital system with a signal range of 0 to 5 volts, the digital signal may have the logical value of 0 if the signal voltage is within the range of 0 to 0.5 volts and a logical value of 1 if the signal voltage is within the range of 2 to 5 volts. Signal voltages of between 0.5 and 2 volts are invalid and are not allowed.
Digital Simulation	A computer simulation of an electronic circuit that uses simple Boolean or logic states to represent the instantaneous state of the circuit. Because the representation is simplified from the actual voltage and currents present in the circuit, digital simulation is much faster than analog simulation.
Digital-to-Analog Converter	D/A, DAC. A circuit that translates a signal from a numeric, digital representation used by microprocessors and microcontrollers into an analog signal.
DIP	Dual Inline Package. An IC package with two rows of through-hole pins, usually on 0.1 pitch, 0.3 or 0.6 inches apart.
Documentation	All of the paper and electronic documents supplied with a component or system that are absolutely critical to fully utilizing the product. For embedded systems designers and developers, there is never enough documentation.
DRC	See Design Rule Check.
DSP	Digital Signal Processor or Digital Signal Processing. A specialized microprocessor or electronic system designed to be very fast at processing continuous signals such as sound and video.
<u>E</u>	
EDA	Electronic Design Automation. A large collection of software tools that enhance and aid in the development of complex electronic systems.
EDIF	Electronic Design Interchange Format. A standard representation format for describing electronic circuits used to allow the interchange of circuit design information between EDA tools.
EEPROM	Electrically Erasable Programmable Read Only Memory. An integrated circuit that stores programs and data in many embedded systems. EEPROM stores retains information even when the power is off. Early EEPROM was expensive on a cost-per-bit basis and was infrequently used. Newer "Flash" EEPROM is much less expensive and its cost-per-bit approaches that of DRAM making Flash EEPROM a very attractive

	memory device for embedded-systems design.
EMI	Electromagnetic Interference. Noise generated by electronic systems, which can interfere with other electronic systems by traveling through the air, over communication wires, and through power wiring.
Emulator	ICE or In-Circuit Emulator. A complex, expensive, and often balky electronic system that simulates the presence of an embedded system's microprocessor or microcontroller. Used often and extensively in the development and debugging of embedded-system programs.
EPROM	Erasable Programmable Read Only Memory/UVEPROM. An integrated circuit that stores programs and data in many embedded systems. EPROM can only be programmed once. To erase an EPROM's contents, it must be exposed to intense ultraviolet light for an extended length of time.
ESDA	Electronic System Design Automation. High-level EDA tools used to design and describe entire electronic systems.
Event	A point in time where a change occurs in the state of an electronic circuit.
Event-Driven Simulator	A simulator that only calculates circuit conditions when events (changes) such as the start of a new clock cycle occur in the state of the system. In contrast, timing simulation computes the state of a system using elapsed time (usually in nanoseconds or picoseconds).
Fast Prototype	A working product model built quickly to try out product concepts. May lack the fit, finish, and complete capabilities of the planned final product while still giving users an idea of how the product will work. Often assembled specifically for a conference or other dog-and-pony show.
Fast Prototype Fault	lack the fit, finish, and complete capabilities of the planned final product while still giving users an idea of how the product will work. Often
	<ul><li>lack the fit, finish, and complete capabilities of the planned final product while still giving users an idea of how the product will work. Often assembled specifically for a conference or other dog-and-pony show.</li><li>An actual problem in an electronic circuit that disables or degrades the performance of the circuit. Also, for EDA purposes, a point in the</li></ul>
Fault	<ul><li>lack the fit, finish, and complete capabilities of the planned final product while still giving users an idea of how the product will work. Often assembled specifically for a conference or other dog-and-pony show.</li><li>An actual problem in an electronic circuit that disables or degrades the performance of the circuit. Also, for EDA purposes, a point in the circuit where a potential flaw could damage the circuit's operation.</li><li>The percentage of potential faults identified and tested by a test program or suite of test programs. If the tests can uncover all potential faults, the</li></ul>

Floorplanning	The task of determining where each major block of circuitry will go within an IC design.
FPGA	Field Programmable Gate Array. A very complex PLD. An integrated circuit containing a large number of logic cells or gates that can be programmably configured after the IC has been manufactured. Some FPGAs use fuses for this programming and others store the configuration in an on-chip EEPROM or RAM memory. Fuse-programmed parts cannot be reprogrammed so they can only be configured once. EEPROM-based FPGAs can be erased and reprogrammed so they can be configured quickly, even while the circuit is in operation. The FPGA usually has an architecture that comprises a large number of simple logic blocks, a number of input/output pads, and a method to make random connections between the elements.
Framework	A unifying graphical user interface, database format, and inter-tool communication scheme that allows a user a to combine EDA tools from various vendors to create a desired tool suite for the design of electronic systems.
Functional Test	A test that is performed following the programming of a PLD. The test operates the device in its normal operating mode by simulating the inputs and outputs that the part will experience in normal operation. To perform the test, the engineer must supply a set of test vectors that describe normal operation of the device so the device programmer can apply the specified stimulus and verify that the device is operating as designed. It is important to perform a functional test on PLDs because, in many cases, the PLD cannot be fully tested at the factory before programming so a defective PLD may program correctly but fail the functional test. A properly designed functional test will verify that the part meets the design specification, ensuring that the device, the compiler, the programmer, and the engineer have all performed their respective tasks correctly.
Fuse	A metal connection within a PLD or memory that may be melted during programming to break the circuit. These links typically carry input signals to logic gates. Burning all the fuses except those that are required in the desired circuit forms the desired circuit configuration. Since the fuses cannot be tested nondestructively, fuse-like programmable devices cannot be 100% tested at the factory and consequently expected programming yields are usually 98-99%.
<u>G</u>	
GaAs	Gallium Arsenside. A high-speed IC process technology that does not use silicon. Instead, GaAs uses the semiconductor element Gallium doped with the impurity Arsenic. GaAs process technology currently products the fasted ICs possible but advanced CMOS processing has greatly reduced the speed gap in the past few years. GaAs is most often used today for very high frequently radio circuits such as the transmitter

circuits in cellular phones.

GAL	Generic Array Logic. EEPROM based second generation PAL devices.
Gang Programmer	A multiple-socket programmer that requires each device to be placed in a socket before any can be programmed. See <i>Concurrent Programmer</i> .
Gate Array	A type of ASIC in which the transistors, gates and other active circuit elements are fixed on a wafer called a "master slice". The customization for a particular application is done using the metal interconnection layers on the chip. Thus, the IC vendor can fabricate and stockpile master slices well in advance of a customer order and then finish the fabrication by adding the metal layer or layers when the order is received. Because of this style of fabrication, gate arrays are the easiest ASICs to design and offer the fastest turnaround time between order and shipment of the finished parts. In the extreme, Chip Express offers laser-programmed gate arrays with 24-hour turnaround time or less.
Gbyte	Gigabyte. 1,073,741,824 bytes.
GDS II	A photoplotting file format usually employed for integrated circuit mask plotting files. Originally developed by GE Calma, an early EDA vendor.
Gerber Photoplot	Gerber file. A de-facto file format standard originally developed for Gerber Scientific for its line of photoplotters. Usually used for representing printed-circuit board designs.
Ground Bounce	Noise signals coupled into the grounding network of an electronic system that cause a variety of operating problems in the circuit. A phenomenon that limits the testability of high-speed PLDs on some device programmers. The term refers to the voltage on the ground terminal of the PLD's die rising and falling when many outputs switch simultaneously. This voltage can induce extraneous clock signals that will make a device fail a functional test or reduce programming yield.
Hard Macro	A relatively complex block of logic or "core" such as a multiplier or an entire microprocessor that has been completely pre-designed for use on a particular ASIC or FPGA technology. Generally, a hard macro cannot be edited except by the company that created it. In exchange for this relative lack of flexibility, hard macros usually provide better performance using a smaller amount of silicon when compared to a "soft macro" or "synthesizable core".
Hardware/Software Co-design	The simultaneous development of product hardware and software. This design approach is more difficult than a serial design, which first develops the hardware and then the software that will run on the hardware but the benefit is a reduced time to market. To develop software before hardware is ready, software developers often create a behavioral model of the hardware that can run the software and thus

HDL       Hardware Description Language. A synthetic computer-based language used for the formal description of electronic circuits. An HDL can describe a circuit's operation, its design, and a set of tests to verify circuit operation through simulation. The two most popular digital HDLs are VHDL and Verilog. An analog HDL called AHDL is under development by many vendors. HDLs make it easier to develop very large designs through formal software engineering methods that define ways to divide a large team through formal software engineering methods that define ways to divide a large team project into smaller pieces that can be implemented by individual team members.         Hex file       A human-readable ASCII file that represents any binary data. Each byte in the binary pattern is represented by two hex characters (0-9, A, F) so that any of the 256 possible bytes, which include both control and unprintable characters, may be printed. The hex file formats - file may be represented by two hex characters (0-9, A, F) so that any of the 256 possible bytes, which include both control and unprintable characters, may be printed. The hex file formats - file may be represented by two hex characters (0-9, A, F) so that any of the 256 possible bytes, which nuclude bht control and unprintable characters, may be printed. The hex file formats - any file format may contain any pattern. The names of the hex file formats (Intel, Motorola, Tektronix, etc.) indicate who standardized its format and does not indicate anything about the pattern or the device the pattern is intended for.         Hierarchy       A method for describing and modeling an electronic system using different abstraction level (RTL), the gate level, and the transistor level.         HILL       High-Level Language. A relatively complex computer programming language that allows the programmer to work at a mathematically		prove its function.
In the binary pattern is represented by two hex characters (0-9, A-F) so that any of the 256 possible bytes, which include both control and unprintable characters, may be printed. The hex file may also contain address or checksum information. The pattern represented by the hex file may be represented by a binary file or any of the hex file formats – any file format may contain any pattern. The names of the hex file formats (Intel, Motorola, Tektronix, etc.) indicate who standardized its format and does not indicate anything about the pattern or the device the pattern is intended for.HierarchyA method for describing and modeling an electronic system using different abstraction levels. At the bottom level of the hierarchy is the actual physical layout of the design (a concrete level, not at all abstract). At the top of the hierarchy is a functional description of the system or a block diagram (a very high level of abstraction). Intermediate levels include the register-transfer level (RTL), the gate level, and the transistor level.HLLHigh-Level Language. A relatively complex computer programming language that allows the programmer to work at a mathematically abstract level instead of the low, physical level of the microprocessor or microcontroller. For example, instead of dealing directly with registers and memory locations, the HLL programmer works with variables and arrays. Java, C, Pascal, Fortran, and BASIC are all examples of high- level languages.I/OInput/Output. The wide range of circuits and sensors used to bring information into an embedded-system processor. Serial and parallel ports, keyboard and keypad controllers, floppy and hard disk drives, and displays are all examples of I/O devices.IBISI/O Buffer Information Specification. A standard simulation format used to model the behavior of	HDL	used for the formal description of electronic circuits. An HDL can describe a circuit's operation, its design, and a set of tests to verify circuit operation through simulation. The two most popular digital HDLs are VHDL and Verilog. An analog HDL called AHDL is under development by many vendors. HDLs make it easier to develop very large designs through formal software engineering methods that define ways to divide a large team through formal software engineering methods that define ways to divide a large team project into smaller
different abstraction levels. At the bottom level of the hierarchy is the actual physical layout of the design (a concrete level, not at all abstract). At the top of the hierarchy is a functional description of the system or a block diagram (a very high level of abstraction). Intermediate levels include the register-transfer level (RTL), the gate level, and the transistor level. <b>HLL</b> High-Level Language. A relatively complex computer programming language that allows the programmer to work at a mathematically abstract level instead of the low, physical level of the microprocessor or microcontroller. For example, instead of dealing directly with registers and memory locations, the HLL programmer works with variables and arrays. Java, C, Pascal, Fortran, and BASIC are all examples of high- level languages.II/OInput/Output. The wide range of circuits and sensors used to bring information into an embedded-system processor. Serial and parallel ports, keyboard and keypad controllers, floppy and hard disk drives, and displays are all examples of I/O devices.IBISI/O Buffer Information Specification. A standard simulation format used to model the behavior of an integrated circuit's input/output (I/O)	Hex file	in the binary pattern is represented by two hex characters (0-9, A-F) so that any of the 256 possible bytes, which include both control and unprintable characters, may be printed. The hex file may also contain address or checksum information. The pattern represented by the hex file may be represented by a binary file or any of the hex file formats – any file format may contain any pattern. The names of the hex file formats (Intel, Motorola, Tektronix, etc.) indicate who standardized its format and does not indicate anything about the pattern or the device the
Ianguage that allows the programmer to work at a mathematically abstract level instead of the low, physical level of the microprocessor or microcontroller. For example, instead of dealing directly with registers and memory locations, the HLL programmer works with variables and arrays. Java, C, Pascal, Fortran, and BASIC are all examples of high- level languages.II/OInput/Output. The wide range of circuits and sensors used to bring information into an embedded-system processor and to transport processed information back out of the processor. Serial and parallel ports, keyboard and keypad controllers, floppy and hard disk drives, and displays are all examples of I/O devices.IBISI/O Buffer Information Specification. A standard simulation format used to model the behavior of an integrated circuit's input/output (I/O)	Hierarchy	different abstraction levels. At the bottom level of the hierarchy is the actual physical layout of the design (a concrete level, not at all abstract). At the top of the hierarchy is a functional description of the system or a block diagram (a very high level of abstraction). Intermediate levels include the register-transfer level (RTL), the gate level, and the transistor
<ul> <li>information into an embedded-system processor and to transport processed information back out of the processor. Serial and parallel ports, keyboard and keypad controllers, floppy and hard disk drives, and displays are all examples of I/O devices.</li> <li>IBIS</li> <li>I/O Buffer Information Specification. A standard simulation format used to model the behavior of an integrated circuit's input/output (I/O)</li> </ul>	HLL	language that allows the programmer to work at a mathematically abstract level instead of the low, physical level of the microprocessor or microcontroller. For example, instead of dealing directly with registers and memory locations, the HLL programmer works with variables and arrays. Java, C, Pascal, Fortran, and BASIC are all examples of high-
<ul> <li>information into an embedded-system processor and to transport processed information back out of the processor. Serial and parallel ports, keyboard and keypad controllers, floppy and hard disk drives, and displays are all examples of I/O devices.</li> <li>IBIS</li> <li>I/O Buffer Information Specification. A standard simulation format used to model the behavior of an integrated circuit's input/output (I/O)</li> </ul>	<u>I</u>	
used to model the behavior of an integrated circuit's input/output (I/O)	I/O	information into an embedded-system processor and to transport processed information back out of the processor. Serial and parallel ports, keyboard and keypad controllers, floppy and hard disk drives, and
	IBIS	used to model the behavior of an integrated circuit's input/output (I/O)

IC	Integrated Circuit. A silicon chip containing hundreds, thousands, or millions of circuit elements such as transistors, resistors, capacitors, and inductors. RAM, ROM, microprocessors, and microcontrollers are all examples of integrated circuits.
J	
JEDEC	Joint Electron Device Engineering Council (pronounced JED'eck). A group organized by the IEEE (Institute of Electrical and Electronics Engineers) that has defined a standard file format for PLDs.
JEDEC file	A file conforming to a standard format that specifies the configuration and testing procedure for a PLD. The file is in a human-readable ASCII format and consists of fields that start with a letter and end with an asterisk. Fields specify the pattern to program into the part, whether to secure the device, a set of test vectors to perform a functional test, and checksums to verify the integrity of the file.
<u>K</u>	
Kbyte	Kilobyte. 1024 bytes.
L	
LCC	Leadless Chip Carrier. A square ceramic package that has no leads; instead it has metal areas that are surface-mount soldered to the target circuit. This package is usually used only for military and aerospace applications. Available up to 84 pins.
Linear	See Analog.
Logic	Digital circuitry, whether in an IC, an ASIC, a microprocessor, or a microcontroller.
Logic Emulation	See ASIC Emulation.
Logic Synthesis	See Synthesis.
<u>M</u>	
Make file	A file commonly used by software engineers in conjunction with a make utility program to automate the building of software projects. If the software project required a device to be programmed following a compile and link operation, the make file can start the device programmer and specify a macro file to perform the programming operation.
Master Site	The initial location where the first transaction of a job is performed. This is the first site a part will be programmed in before the job is broadcasted to all other sites. Traditionally, the Master Site is Site 1, but it can be any site available. Reasons for changing the Master Site location include a bad site, convenience of location, etc.

Mbyte	Megabyte. 1,048,576 bytes.
МСМ	Multi-Chip Module. A hybrid manufacturing technique that places several IC chips into a single package. MCMs are a way of "creating" an integrated circuit using otherwise incompatible IC fabrication technologies (such as CMOS and GaAs). MCMs are alos a way of extending the reach of existing ASIC technologies, which may lack the ability to implement an entire system design on one chip.
Memory device	A device that contains an array of storage locations. The device has a set of inputs, called addresses, which specify which location in the array is being accessed. A set of input/output pins produce the stored number (pattern) when the device is read, and accept a new value when the device is written or programmed. Additionally, there are one or more input pins that select the operating move (read, write, standby, etc.). Memory devices may be classified by whether they are volatile or non- volatile, and whether they may be erased. The memory's organization refers to its word width and the number of words in the device.
Microcontroller	mC. A real "computer on a chip", incorporating a microprocessor, memory, and I/O circuits on one integrated circuit. A device that contains a central processing unit (CPU), memory, and I/O ports on a single IC. Microcontrollers that contain any form of non-volatile memory may be programmed on a device programmer. When connected to a power supply and external crystal, many of these devices form a complete microcomputer. In many embedded systems, the microcontroller may well be the only integrated circuit in the design.
Microprocessor	mP. The original "processor on a chip" introduced by Intel in 1971. An integrated circuit that contains all of the processing components of a computer CPU including the ALU, program sequencer, and bus interface. Newer microprocessors also incorporate cache memory for increased processing speed. Comes in 4-, 8-, 16-, 32-, and 64-bit varieties. Usually requires other ICs to make up an embedded system.
Microprocessor Emulator	A piece of equipment substituted in a circuit for the circuit's microprocessor. The emulator gives more control over the circuit's operation and eases debugging and troubleshooting efforts.
MIPS	Millions of Instructions Per Second. A performance figure of merit (numeric score or rank) for microprocessors and microcontrollers.
Mixed-Mode	Operation in both the digital and analog domains (usually refers to simulation as in "mixed-mode simulation").
Mixed-Signal	An electronic circuit that has both analog and digital sections. Because many "real-world" systems have analog interfaces (for example, most temperature, pressure, sound and video sensors are analog), most electronic systems must accommodate analog signals. However, signal processing is now most efficiently performed by digital circuits. Therefore, almost all modern electronic systems are mixed-signal

BP Microsystems, Inc.	BPWin User's Manual G-13 v. 4.17, rev. 3	
O Object-Oriented Programming	A programming styles that combines data blocks and the associated software processing algorithms into "encapsulated" modules with narrowly defined entry and exit points. This programming style was	
	power is removed. Non-volatile memory is useful in microcomputer circuits because it can provide instructions for a CPU as soon as the power is applied, before secondary devices, such as disk, can be accessed. Non-volatile memory includes ROM, EPROM and EEPROM.	•
Non-volatile	The characteristic of a memory that does not lose its contents when its	
Node	A single point in an electronic circuit.	
Network Simulation	Simulation of a communications network to determine if it has the desired communications capacity, noise insensitivity, and fault tolerance.	•
Net List	Netlist. A computer file (sometimes a printed listing) containing a list of the signals in an electronic design and all of the circuit elements (transistors, resistors, capacitors, ICs, etc.) connected to that signal in the design.	
Net Extraction	The identification and cataloging of all signal paths in a circuit. The combination of all nets and circuit elements (transistors, resistors, capacitors, ICs, etc.) of an electronic design completely describes an electronic circuit.	
	An abbreviation for the Internet.	
Net	For ASICs, an individual signal path including all of its branches and extensions.	
Nanosecond	One billionth of a second.	
<u>N</u>		
Multitasking	A programming style that splits the overall job to be performed by the embedded system into a number of smaller tasks, which then execute on the system's processor in a time-shared fashion.	
Moore's Law	An empirical law developed and later revised by Intel's Gordon Moore, which predicts that the IC industry is capable of doubling the number of transistors on a silicon chip every 18 months (originally every year) resulting in declining IC prices and increasing performance. Most design cycles in the electronics in declining IC prices and embedded- system development firmly rely on Moore's law.	
Mixed-Signal Simulation	A simulation that combines the abilities of an analog simulation and a digital simulation. Used to verify the operation of mixed-mode circuitry.	
	systems although individual ICs in such systems need not be mixed- signal chips. Instead, a design can achieve mixed-signal operation by combining separate analog and digital ICs.	

	developed as a way of dealing with extremely large and complex software programming projects by breaking the project down into smaller chunks more easily handled by an individual programmer. The narrowly defined entry and exit points of each module prevent one programmer's module from disrupting another's.
Oscillator	A device that produces an alternating output current.
ОТР	One-time programmable. The characteristic of a memory device that can be programmed once but cannot be erased. When an EPROM is described as OTP, this means that its die is erasable when exposed to ultraviolet light, but because of its package, which is not transparent, it cannot be exposed to light and thus it cannot be erased.
Baakaga	The plastic or coromic that protects on IC die and connects it to the torget
Package	The plastic or ceramic that protects an IC die and connects it to the target circuit.
PAL	Programmable Array Logic. The first truly successful family of programmable logic, originally introduced by Monolithic Memories in the early 1980s.
PALASM	PAL Assembler. The HDL originally developed by John Birkner of Monolithic Memories for the creation of PAL-based designs.
Parallel Printer Port	A standard port on virtually every PC designed for connection to a printer. This port has eight data lines and several control lines. Parallel ports may be either unidirectional or bi-directional. If your computer has a unidirectional port, the programmer will use the status lines to read data back from the programmer. The port allows high-speed communication (many times faster than a serial port). There may be up to three parallel ports in most PCs designated LPT1, LPT2, and LPT3.
Patch	A small piece of code used to repair an error in an existing embedded system program.
РСВ	Printed circuit board, PC board, also PWB or Printed Wiring Board. A laminated board made from alternating layers of copper and plastic (usually impregnated with glass fibers for strength). The PC board serves as the physical carrier for other electronic components in an electronic design and also provides the electrical connection between these electronic components.
PGA	Pin Grid Array. A square, through-hold IC package that has pins located on a square grid with 0.1000-inch pitch. It may have up to several hundred pins. Used primarily for military and prototype designs.
Picosecond	One trillionth of a second.
Place and Route	A layout task that positions major functional blocks or electronic components within an IC or on a PC board (Place) and the subsequent

	routing of appropriate electrical connections to those components (Route).
Platform	Term for a computer, operating system, or framework.
PLCC	Plastic Leaded Chip Carrier. A low-cost square plastic package that has J-shaped leads on four sides. This can be surface-mounted or placed in a socket for through-hole use. PLCCs have interconnection leads on either two (usually only for memory chips) or all four sides (for logic and ASIC chips). Available in 20 to 84 pins.
PLD	Programmable Logic Device. The generic term for all programmable- logic ICs including PLAs (programmable logic arrays), PALs, CPLDs (complex PLDs), and FPGAs (field programmable gate arrays).
PLD Compiler	A software package that allows an engineer to specify the functionality of a PLD through a high-level language or schematic diagram. The software will convert the design into a JEDEC or other file for the PLD programmer. PLD compilers are available from numerous IC manufacturers and from third parties. The packages from IC manufacturers support only one brand of device and may be free, inexpensive or expensive. The most popular compiler is PALASM (priced under \$200, available from AMD sales offices and representatives) which supports most of AMD's line of PMDs with an easy-to-learn high-level language. The compiler that probably offers the highest level of functionality and flexibility is PLDesigner made by MINC. It supports most PLDs and offers a sophisticated input language with full support for state machines and other complex constructs, partitioning designs into several PLDs, and graphical input. Their tools run on PCs and workstations. PLD compilers have simulators that can be used to test the functionality of your design and validate test vectors that you design before programming a device.
Pneumatic	Of or pertaining to air, gases or wind.
Point Tool	Term for an EDA tool that performs only one function.
Power Simulation	A simulation that determines the power consumption of an electronic circuit operating under a variety of normal and abnormal conditions.
PQFP	Plastic Quad Flat Pack. See QFP.
Price Point	Term for price. Adapted from the consumer markets where there really is a difference in sales between products prices at \$9.99 and \$10.
PROM	Programmable Read Only Memory. An integrated circuit that stores programs and data in many embedded systems. PROM stores/retains information even when the power is off but it can only be programmed or initialized once.

QFP	Quad Flat Pack. A square IC package that has surface-mount leads coming from four sides. It is used for high-density applications, usually over 100 pins. Lead pitch may be 0.025 inches or smaller.
<u>R</u>	
RAM	Random Access Memory. A volatile memory device. An integrated circuit that stores programs and data in many embedded systems. RAM does not retain information when the power is off and must therefore be reinitialized every time the embedded system is switched on. There are man varieties of RAM including the two most popular types: Dynamic RAM (DRAM) and Static RAM (SRAM).
RC Extraction	The mathematical computation of an electronic circuit's fundamental circuit elements: resistors (abbreviated R), and capacitors (abbreviated C). RC extraction allows a simulator to determine the expected behavior of the electronic circuit through the mathematical modeling of simple circuit elements.
Register	A location inside of a microprocessor, microcontroller, or I/O controller chip that stores control or status information.
RISC	Reduced-Instruction-Set Computer. A design approach for microprocessors and microcontrollers, originally developed at IBM, which employs relatively simple instructions that usually execute in one clock cycle. This approach results in a faster, simpler processor design that uses fewer transistors. However, a program written using RISC instructions requires more instructions to perform a task as compared to a program written using CISC (Complex-Instruction-Set Computer) instructions.
ROM	Read Only Memory. An integrated circuit that stores programs and data in many embedded systems. A non-volatile memory device that cannot be programmed by the user. It is programmed at the factory through the use of a mask pattern in the final fabrication steps of the die. PROM stores/retains information even when the power is off but it can only be programmed or initialized once and only at the semiconductor factory.
ROM Emulator	An embedded-system development tool that substitutes RAM for program ROM and aids in the debugging of the program.
RTL	Register Transfer level or Register Transfer Logic. A register-level description of a digital electronic circuit (see Hierarchy). Registers store intermediate information between clock cycles in a digital circuit, so an RTL description describes what intermediate information is stored, where it is stored within the design, and how that information moves through the design as it operates.
<u>S</u>	
Scan	A specialized test approach that places special shift-register circuits inside of an electronic design just for test purposes. The shift register

	allows automatic test equipment to introduce test patterns deep into the circuitry and to read out status information that results from the circuit's response to those test patterns.
Schematic	A graphical representation of an electronic circuit. Until the 1980s, schematics were really the only representation system used to describe circuits. However, with the advent of HDLs and an explosion in circuit complexity, schematics are becoming less important as a representation tool.
Schematic Entry	The process of drawing a schematic using EDA tools. When done with paper and pencil, schematic entry is called schematic drafting or schematic drawing.
SCSI	Small Computer System Interface. Pronounced "scuzzy". An 8-bit parallel computer peripheral interface standard used to connect to a wide variety of peripherals devices including hard disk and CD-ROM drives, tape-backup units, and optical scanners.
Sequencer	A device for automatic or regulation of a sequence.
Serial Memory	An EPROM or EEPROM that is accessed by shifting in addresses and shifting out data one bit at a time. Interfaces are available using one, two or three wires for clock, data in, and data out.
Simulation	Modeling of an electronic circuit (or any other physical system) using computer-based algorithms and programming. Simulations can model designs at many levels of abstraction (system, gate, transistor, etc.). Simulation allows engineers to test designs without actually building them and thus can help speed the development of complex electronic systems. However, the simulations are only as good as the mathematical models used to describe the systems; inaccurate models lead to inaccurate simulations. Therefore, accurate component models are essential for accurate simulations.
Simulation Model	A software representation of a system component that describes how that component operates under various electrical and physical (temperature, pressure, light, etc.) stimulus.
Socket module	An interchangeable metal chassis that contains a programming socket.
Soft Macro	A predefined block of logic (such as a multiplier or microprocessor), which can be used as a building block for creating ASIC designs. In contrast to "Hard Macros", soft macros can be decomposed into component-level parts and edited for a particular application.
SOIC	Small Outline Integrated Circuit. A surface-mount IC package that has two rows of leads on opposite sides. Commonly found in 8 to 32 pin sizes. Leads are usually 0.050 pitch.
SPICE	Simulation Program with Integrated Circuit Emphasis. The original

	analog simulation program developed at the University of California Berkeley in the early 1970s.
SRAM	Static Random Access Memory. An integrated circuit that stores programs and data in many embedded systems. SRAM does not retain information when the power is off and must therefore be reinitialized every time the embedded system is switched on. SRAM is more expensive than DRAM on a cost-per-bit basis but is usually easier to connect to a microprocessor or microcontroller.
Standard Cell	A form of ASIC design that employs predefined logic cells and circuit components to create an ASIC. All mask layers of a standard-cell ASIC are custom for that ASIC, in contrast to a "Gate Array" in which only the metal-layer masks are custom. Standard-cell ASICs usually run faster and use less silicon (and are therefore usually cheaper on a per- part basis) than Gate Arrays. However, because the standard-cell ASIC uses predefined circuit components, its usually easier to design (and therefore requires less time to design) than a full-custom ASIC where every resistor, capacitor, and transistor is custom built.
State Diagram	A graphical representation of a state machine's operation. State-diagram editors are EDA tools specifically designed to aid in the development of state machine designs.
State Editor	A design-entry EDA tool used to create state diagrams.
State Machine	A digital circuit built from registers and gates that controls the operation of other circuitry. For example, microprocessors contain many state machines that sequence the flow of information over the processor's bus and through its data-manipulation circuits.
Static Timing Analyzer	An EDA tool that exhaustively checks every signal path in a circuit to identify timing-related design problems.
Symbol	A graphic, schematic library element that represents an electronic component such as a resistor, a capacitor, a transistor, or an IC.
Symbol Editor	An EDA tool for maintaining and creating schematic symbols.
Synchronous	A digital circuit where all of the operations occur in lock step to a master clock signal.
Synthesis	Logic Synthesis. A computer process that transforms a circuit description from one level of abstraction to a lower level, usually towards some physical implementation. Synthesis is to hardware design what compilation is to software development. In fact, logic synthesis was originally called hardware compilation.
<u>T</u> Test Synthesis	The automatic creation of test patterns and a test program for the verification of manufactured ICs.

Test Vector	A stimulus pattern applied to a circuit to verify the circuit's operation. A set of characters that describe the inputs and outputs of a device during a functional test. There is one character in the vector for each pin on the device. Numbers represent inputs to be applied to the device (1 for Vih, 0 for Vil). Letters represent the outputs that must be tested (H for Voh, L for Vol, Z for high-impedance). During the test, the part will be powered up and each input will be applied to the device for the first vector. Then, each output will be applied to the device for the first vector. This process will continue for each vector and any errors will be reported.
Timing Diagram	A graphical representation of the signals in an electronic circuit that shows how the signals change over time in relationship to each other.
Timing Simulation	Simulation of an electronic circuit's operation over time using calculated circuit parameters such as resistance, capacitance, inductance, and timing delays.
Top-Down Design	A design methodology that starts the design of an electronic system at the very highest level of abstraction and then methodically broadens the design through lower abstract layers until finally reaching the concrete, physical design layer which accurately represents the implementation technology for the system.
TQFP	Thin Quad Flat Pack. Similar to QFP but with a lower profile and physically smaller in length and width.
Transmission Line	A conductor or wire that is suited to carrying high-frequency signals.
TSOP	Thin Small Outline Package. A surface-mount package with fine-pitch leads (usually 0.025 inch pitch) on two sides. This package is very low profile and commonly available in a reverse (mirror image) pinout used to simplify circuit board layout. Usually 32 to 44 pins.
<u>U</u>	
Unit Delay Simulation	A simplified form of timing simulation where every digital gate is assumed to introduce one unit of delay to a signal. In reality, different gates have different speeds, but unit delay simulation trades off accuracy for simulation speed.
UV Erasable	The characteristic of an EPROM that allows it to be erased with exposure to short-wave ultra-violet light. This high-energy light can discharge the floating-gate transistor cells that store bits in an EPROM. The most common source of such light is a mercury vapor tube much like an ordinary fluorescent tube, but without the phosphor that turns the UV light emitted by the mercury into visible light. The light from ordinary fluorescent lamps or sunlight generally takes years to erase an EPROM. All UV erasable parts have a quartz windowed ceramic package that allows exposure with UV light.

V

Verification	The task of establishing the correctness of a design using EDA tools to automatically check the timing, connections, and rules used to design the circuit.
Verify	Reading a programmable device and comparing its contents to the desired pattern for that device. This is a go/no-go test – it does not report what the discrepancies are. See also: <i>compare</i> .
Verilog	A hardware description language developed by Gateway Design Automation (now part of Cadence) in the 1980s which became very popular with ASIC and IC designers.
VHDL	VHSIC Hardware Description Language. A hardware description language developed in the 1980s by IBM, Texas Instruments, and Intermetrics under US government contract for the Department of Defense's VHSIC (Very High Speed Integrated Circuit) program. VHDL enjoys a growing popularity with ASIC designers as VHDL development tools mature.
Volatile	The characteristic of a memory device (specifically RAM) that will lose its contents when the power is removed. These parts are not programmable with a device programmer because they cannot be removed from the programming socket without losing their contents.
W	
Word	A unit of memory usually consisting of two bytes (16 bits).
Word width	The number of output pins that a memory device has. The most common sizes for EPROMs is byte wide (8 bits) and "word" wide, or 16 bits. It can also refer to the aggregate width of several memory devices used in a set.

# ACRONYMS

	F	
CASE	Computer-Aided Software Engineering	
CAS	Column-Address Strobe	
CAGR	Compound Annual Growth Rate	
CAD/CAM/CAE	Computer-Aided-Design, -Manufacture, -Engineering	
<u>C</u>		
B-NTSC	Baseband National Television Standards Committee	
BIOS	Basic Input/Output System	
BiFET	Bidirectional Field-Effect Transistor	
BiCMOS	Bipolar CMOS	
BCD	Binary-Coded Decimal	
B		
AWACS	Airborne Warning and Control System	
ATTC	The FCC's Advanced TV Test Center	
ATPG	Automatic Test Pattern Generation	
ATM	Asynchronous Transfer Mode	
ATE	Automatic Test Equipment	
ATA	AT Bus Attachment (a PC interface)	
ASP	Application-Specific Standard Product	
ASP	Average Selling Price (a sales term)	
ASIC	Application-Specific IC	
ASEE	American Society for Engineering Education	
ASCII	American Standard Code for Information Interchange	
Arpa	Advanced Research Projects Agency	
AQL	Accepted Quality Level	
API	Applications Programming Interfaces	
ANSI	American National Standard Institute	
AMPS	Advanced Mobile Phone Service	
ALU	Arithmetic-Logic Unit	
AIAA	American Institute of Aeronautics and Astronautics	
AIA	Aerospace Industries Association	
AI	Artificial Intelligence	
AGC	Automatic Gain Control	
AEW system	Airborne Early Warning System	
AEA	American Electronics Association	
ADPCM	Adaptive Differential Pulse-Code Modulation	
ADI	Autodesk Driver Interface (from AutoCad)	
A/D and D/A	Analog-to-Digital and vice versa	
ACM	Association for Computing Machinery	
ACL	Advanced CMOS Logic	
ACE	Advanced Computing Environment	
ABET	ATM Adaptation Layer Accreditation Board for Engineering and Technology	
AAAI AAL	American Association for Artificial Intelligence	

Digital Audio Tape Digital Compact Cassette Data Circuit Terminating Equipment; also Distr Environment	ibuted Computing
Digital Compact Cassette Data Circuit Terminating Equipment; also Distr	ibuted Computing
Digital Audio Tape	
Digital Audio Tape	
Design Automation Conference	
Continuous wave	
*	
*	vetection (baseband
-	
	none
	nent
	tion of computer and
Complementary Metal-Oxide Semiconductor	
Complex Instruction Set Computer	
Counter/Timer Input/Output	
Computer-Integrated Manufacturing	
line resolution)	
The CCITT's Common Intermediate Format (fo	or video; 352-pixel x 288-
6 6 6	~ · ·
A	
	aka ine Buropean ratuele
	nications
*	
	nmunications
	115
-	ms
Control Arithmetic Unit Computer-Based Instrument	
	<ul> <li>Computer-Based Instrument</li> <li>Command, Control and Communications System</li> <li>Charge-Coupled Device</li> <li>Comite Consultatif International des Radio Com</li> <li>Consultative Committee for International Telep</li> <li>standards body of IEEE and now succeeded by</li> <li>International Telecommunications Union, Techn</li> <li>Compact Disk-Interactive</li> <li>Cellular Digital Packet Data</li> <li>Compact Disk, Read-Only Memory</li> <li>Complementary Enhanced MOS</li> <li>Conference of European Posts and Telecommunications</li> <li>Conseil Europeen pour le Recherche Nucleaire</li> <li>Physics Laboratory</li> <li>Chlorofluorocarbon</li> <li>CAD Framework Initiative</li> <li>Cubic Feet per Minute</li> <li>Color Graphics Adapter</li> <li>CCITT High-Level Language</li> <li>Complementary High-Performance Metal-Oxid</li> <li>The CCITT's Common Intermediate Format (for line resolution)</li> <li>Computer-Integrated Manufacturing</li> <li>Counter/Timer Input/Output</li> <li>Complex Instruction Set Computer</li> </ul>

DCFL	Direct-Coupled FET Logic
DCT	Discrete Cosine Transform
DDS	Digital Data Standard
DECT	Digital European Cordless Telephone (standard)
DESC	Defense Electronics Supply Center
DIP	Dual-In-Line Package
DSB	Display-Station Buffer
Divad	Initial cap; Division Air Defense
DMA	Direct Memory Access Controller
DMM	Digital Multimeter
DMSK	Differential Minimum Shift Keying
DOS	Disk Operating System, Operating System Standard created by Microsoft
	Corp.
DPMI	DOS Protected Mode Interface
dpst	Double-Pole, Single Throw; for switches or relays
DQPSK	Digital Quadrature Phase-Shift Keying
DRAM	Dynamic Random Access Memory
DRC	Design Rule Checking
DSO	Digital Storage Oscilloscope
DSP	Digital Signal Processing
DSU	Dataport Service Unit
DTE	Data Terminal Equipment
DTL	Diode Transistor Logic
DTMF	Dual-Tone Multifrequency
DUT	Device Under Test
DVI	Digital Video Interactive Technology

# E

EAROM	Electrically Alterable ROM
ECC	Error-Correction Code
ECL	Emitter-Coupled Logic
ECO	Engineering Change Order
ECP/EPP	Enhanced Capabilities Port/Enhanced Parallel Port
ECU	European Currency Unit
EDA	Electronic Design Automation
EDAC	Electronic Design Interchange Format
EDIF	Electronic Design Interchange Format
EFTA	European Free Trade Area
EGA	Enhanced Graphics Adapter
EIA	Electronic Industries Association
EIAJ	Electronic Industries Association - Japan
EIC	Equivalent IC
EISA	Extended Industry Standard Architecture
EMC	Electromagnetic Compatibility
EMI	Electromagnetic Interference
EPLD	Erasable Programmable Logic Device
EPOS	Electronic Point of Sale
EPROM	Erasable PROM
EEPROM	Electrically Erasable PROM
ERC	Electrical Rule Checking
ESA	European Space Agency

ESD ESDI Esprit ESR	Electrostatic Discharge Enhanced Small Device Interface European Strategic Program for Research and Development in Information Technology Equivalent Series Resistance
<u>F</u>	
FAE FCC FDDI FDM FET FFT FIFO FIN FOIRL FPGA FSM FSR	Field-Application Engineers Federal Communications Commission Fiber Distributed Data Interface Frequency-Division Multiplexing Field-Effect Transistor Fast Fourier Transform First In, First Out Flexible Interface Network Fiber-Optic Inter-Repeater Link Field-Programmable Gate Array Finite-State Machine Full-Scale Reading
<u>G</u>	
GaAs G&A GATT GDI GPIB GPS GRIN GSM GTL GUI	Gallium Arsenide General and Administrative (expenses) General Agreement on Tariffs and Trade Graphical Driver Interface General-Purpose Interface Bus Global-Positioning Satellite Graded Index (lens) Global System for Mobile Communications (standard) Gunning Transceiver Logic Graphical User Interface
HAL HBTs HDL HEMTs HiPPI	Hardwired Array Logic Device, from MMI (trademark) Heterostructure Bipolar Transistors Hardware Description Language High Electron Mobility Transistors High Performance Parallel Interface
Ī	
IC I-C bus ICCAD ICE IDE IEE IEEE IECQ IFPI IGBT	Integrated Circuit Inter-IC bus International Conference on Computer-Aided Design Integrated Circuit Engineering Integrated Device Electronics (interface) Institution of Electrical Engineers The Institute of Electrical and Electronics Engineers International Electrotechnical Commission of Quality Control System International Federation of Phonogram and Videogram Producers Insulated-Gate Bipolar Transistor

Insulated-Gate Transistor Integration of Numerical and Experimental Wind Tunnels Institute for Interconnecting and Packaging Electronic Circuits Intelligent Peripheral Interface Infrared Light Emitting Diode Industry Standard Architecture Integrated Services Digital Network International Society for Hybrid Microelectronics International Standards Organization/International Electrotechnical Commission International Solid-State Circuits Conference Independent Software Vendor International Test Conference Indium Tin Oxide International Telecommunications Union, Technical Standards Section. In 95% of the cases since 12/93, it has replaced CCITT (see above) as standards. ISDN and ATM standards, etc.
Joint Army-Navy Military Standard Joint Electronic Device Engineering Council Japan Electronics Industry Development Association Joint Equipment Manufacturers Initiative Joint European Submicron Silicon Initiative Japan External Trade Relations Organization Just-In-Time; A Manufacturing Philosophy Joint Photographic Experts Group Joint Test Action Group
Local-Area Network Logic Cell Array, from Xilinx (trademark) Leadless Chip Carrier Liquid-Crystal Display Light-Emitting Diode Liquid Phase Epitaxy Large-Scale Integration Least Significant Bit Level-Sensitive Scan Design
Medium Access Control Metropolitan-Area Network Manufacturing Automation Protocol Mathematics Acceleration Unit OR Media Attachment Unit, Depending on Context Molecular Beam Epitaxy Molded Circuit Boards (yes, we know there's a letter missing in this acronym, but it's correct)

	Microelectronics and Computer Technology Corp.
MCM	Multichip Module
MESFETs	Metal-Semiconductor Field-Effect Transistors
MFM	Multifrequency Modulation
MIDI	Musical Instrument Digital Interface
Mips	Million Instructions Per Second
MIS	Metal-Insulator Semiconductor
MISFETs	Metal-Insulator Semiconductor Field-Effect Transistors
MITI	Ministry of International Trade and Industry
MLC	Multilayer Ceramic Capacitor
MMIC	Monolithic Microwave Integrated Circuit (generic designation)
MMU	Memory Management Unit
MOCVD	Metal-Organic Chemical Vapor Deposition
Mops	Millions of Operations Per Second
MOSFET	Metal-Oxide Semiconductor Field-Effect Transistor
MOSIGT	Metal-Oxide Semiconductor Insulated Gate Transistor
MPEG	Moving Picture Experts Group
Mpps	Megapixels Per Second
MPT	Ministry of Posts and Telecommunications
MRP	Manufacturing Resource Planning
MSI	Medium-Scale Integration
MTBF	Mean Time Between Failure
Mtops	Millions of Theoretical Operations per Second
MVS	IBM's Proprietary Operating System
MWh	Megawatt-hour
Ν	
NAPLPS	North American Presentation Level Protocol Syntax, the ANSI-videotex
	graphics standard
NIC	Network Interface Controller
NII	National Information Infrastructure – the information superhighway
NISO	National Information Standards Organization
NIST	National Institute of Standard and Technology
NRE	Non-recurring Engineering (as in 'charges')
NSPE	National Society of Professional Engineers
NTSC	National Television Standards Committee
<u>0</u>	
OCD	
OCR	Optical Character Recognition
	Optical Character Recognition Organization for Economic Cooperation and Development
OER OECD OEM	Organization for Economic Cooperation and Development
OECD	Organization for Economic Cooperation and Development Original Equipment Manufacturer
OECD OEM	Organization for Economic Cooperation and Development Original Equipment Manufacturer Orthogonal Frequency Division Modulation
OECD OEM OFDM	Organization for Economic Cooperation and Development Original Equipment Manufacturer Orthogonal Frequency Division Modulation On-line Transaction Processing
OECD OEM OFDM OLTP OOPS	Organization for Economic Cooperation and Development Original Equipment Manufacturer Orthogonal Frequency Division Modulation On-line Transaction Processing Object-Oriented Programming Software
OECD OEM OFDM OLTP	Organization for Economic Cooperation and Development Original Equipment Manufacturer Orthogonal Frequency Division Modulation On-line Transaction Processing
OECD OEM OFDM OLTP OOPS	Organization for Economic Cooperation and Development Original Equipment Manufacturer Orthogonal Frequency Division Modulation On-line Transaction Processing Object-Oriented Programming Software Object-Oriented Programming Systems, Languages and Applications conference
OECD OEM OFDM OLTP OOPS OOPSLA	Organization for Economic Cooperation and Development Original Equipment Manufacturer Orthogonal Frequency Division Modulation On-line Transaction Processing Object-Oriented Programming Software Object-Oriented Programming Systems, Languages and Applications conference Optical ROM
OECD OEM OFDM OLTP OOPS OOPSLA OROM	Organization for Economic Cooperation and Development Original Equipment Manufacturer Orthogonal Frequency Division Modulation On-line Transaction Processing Object-Oriented Programming Software Object-Oriented Programming Systems, Languages and Applications conference Optical ROM Operating System
OECD OEM OFDM OLTP OOPS OOPSLA OROM OS	Organization for Economic Cooperation and Development Original Equipment Manufacturer Orthogonal Frequency Division Modulation On-line Transaction Processing Object-Oriented Programming Software Object-Oriented Programming Systems, Languages and Applications conference Optical ROM
OECD OEM OFDM OLTP OOPS OOPSLA OROM OS OSF	Organization for Economic Cooperation and Development Original Equipment Manufacturer Orthogonal Frequency Division Modulation On-line Transaction Processing Object-Oriented Programming Software Object-Oriented Programming Systems, Languages and Applications conference Optical ROM Operating System Open Software Foundation

OS/2 OSTP OTP	Operating System from Microsoft, IBM Office of Science and Technology Policy One Time Programmable
<u>P</u>	
PACE	Professional Activities Council Committees for Engineers
PAL	Programmable Array Logic
PA-RISC	Precision Architecture – Reduced Instruction Set Computer
PBX	Public or Private Branch Exchange
PCI	Peripheral Component Interconnect (local bus)
PCMCIA	Personal Computer Memory Card International Association (PCMCIA cards provide a standardized format and interconnection method for the addition of various peripherals, increased memory storage or other functions)
PCN	Personal Communications Network
PDA	Personal Digital Assistant
PIA	Peripheral Interface Adapter
PIN	Positive-Intrinsic Negative (diode)
PIV	Peak Inverse Voltage
PLA	Programmable Logic Array
PLCC	Plastic Leadless Chip Carrier
PLD	Programmable Logic Device
PRML PRO	Partial-Response, Most-Likelihood (encoding technique) Precision RISC Organization (HP consortium)
Promis	Project Management Integrated System, from Strategic Software Planning
TIOHIIS	Corp. (trademark)
PSK	Phase Shift Keying
PSMA	Power Sources Manufacturers' Association
PSRR	Power Supply Rejection Ratio
PTT	Post, Telegraph and Telephone Administrations (a generic term for public
	telegraph and telephones; much like RBOC is for the seven baby bells)
PVM	Poly-Vector Modulation
PWM	Pulse-Width Modulation
0	
	Que desture Amelitude Medulation
QAM QFP	Quadrature Amplitude Modulation Quad Flat Pack
QIC	Quarter Inch Cartridge
-	
<u>R</u>	
RAID	Redundant Arrays of Independent Disks
RAMDAC	Random Access Memory Digital to Analog Converter
RAM/ROM	Random Access and Read Only Memories
RARP	Reverse Address Resolution Protocol
RAS	Row Address Strobe
RBOC	Regional Bell Operating Companies
RC time constant	Resistance-Capacitance
R-DAT	Rotary Digital Audio Tape
R&D RF	Research and Development Radio Frequency
1/1	Maro i requency

RFI	Radio Frequency Interference
RFP	Request for Proposal
RGB	Red Green Blue
RISC	Reduced Instruction Set Computer
RTP	Rapid Thermal Processing
<u>S</u>	
SAR	Segmentation and Re-assembly
SAW	Surface Acoustic Wave
SCI	Scalable Coherent Interface
SCR	Silicon Controlled Rectifier
SCSI	Small Computer Systems Interface
SDLC	Synchronous Data Link Control
Secam	Systeme Electronique Couleur Avec Memoire. French TV transmission standard.
SEMI	Semiconductor Equipment and Materials International
SIA	Semiconductor Industry Association
SID	Society for Information Display
SIMD	Single Instruction, Multiple Data
SLIC	Subscriber Line Interface Circuit
SLIP	Serial Line Interface Circuit
SMA	Surface Mount Assembly; also Subminiature Type A (connector)
SMD	Surface Mount(ed) Device
SMDS	Switched Multimegabit Data Services
SMI	System Management Interrupt
SMPTE	Society of Motion Picture and Television Engineers
SMT	Surface Mount Technology
SNA	Systems Network Architecture (IBM protocol)
SNMP	Simple Network Management Protocol
SOI	Silicon On Insulator
SOJ	Small-Outline, J-leaded package
SOP	Small-Outline Package
SOS	Silicon-On-Sapphire
SPA	Software Publishers Association
SPACE	The Satellite Television Industry Association (Society for Private and
	Commercial Earth Stations)
SPEC	Systems Performance Evaluation Cooperative
Spice	Simulation program with integrated-circuit emphasis
SPIE	Society of Photometric and Instrumentation Engineers
SQUID	Superconductive Quantum Interference Device (from IBM)
SQL	Structured Quary Language
SRAM	Static RAM
SRQ	Service Request; an IEEE 488 command
SSI	Small Scale Integration
SSR	Solid State Relay
SSOP	Shrink Small-Outline Package
SVID	AT&T's System V Interface Definition, a definitive guide for programmers
	writing applications for System V.

### Т

TCE TCP/IP TDMA TFT TFTP T/H TOP TOPFET TOW missiles tpi TQFP TRON TSOP TTL TVRO	Thermal Coefficient of Expansion (spell out on first mention) Transmission Control Protocol and Internetwork Protocol Time Division Multiple Access Thin-Film Transistor Trivial File Transfer Protocol Track and Hold Technical Office Protocol Temperature and Overload Protected Field-Effect Transistor Tube-launched, Optically tracked, Wire-guided missiles Tracks per inch Thin Quad Flat Pack The Real-time Operating System Nuclues project Thin Small-Outline Package Transistor-Transistor Logic Television Receive Only; a type of satellite dish
<u>U</u>	
UART UHF	Universal Asynchronous Receiver/Transistor Ultra-High Frequency
UIM	Universal Interconnect Matrix
UL Unix	Spell out on first mention – Underwriters Laboratories Computer Operating System
UPC	Universal Peripheral Controller; alsions (controller)
UPS	Uninterruptible Power Supply
USARTs	Universal Synchronous/Asynchronous Receiver/Transmitters
USC UV	Universal Serial Communicattage-controlled oscillator Ultraviolet
V	
VAR	Value Added Retailer or Reseller
VAN	Value Added Network
VBR	Variable Bit-Rate
VCO VDE	Volo Universal Price Code (no periods after the letters) Verband Deutsher Elektrono-Techniker. West Germany's Components
	Safety Agency
VESA VFC	Video Electronics Standards Association Voltage to Frequency Converter
VFET	Vertical Field-Effect Transistor
VHDL	VHSIC Hardware Description Language
VHSIC	Very High Speed Integrated Circuit (US Government Program)
VITA Vital	VME International Trade Association VHDL Initiative Toward ASIC Libraries
VL-bus	VESA Local Bus (standard), developed by the Video Electronics Standards
VI DC	Association
VLDS VLSA	Very Large Data Storage Very Large-Scale Arithmetic
VLSI	Very Large-Scale Integration
VMEbus	One word, note caps and lower case
VMS	DEC's proprietary operating system

VTR	Videotape Recorder; use VCR
W	
WAN	Wide Area Network
<u>X</u>	
XGA	Extended Graphics Array
<u>Z</u>	
ZIF	Zero Insertion Force
ZIP	Zigzag In-Line Package

# INDEX

	Device/Compare, 5-9 Device/Options, 5-13
1	Device/Program, 5-13
1x00, 2x00 Series, 2-1	DIP, 5-5 DOS, 5-8
3	E
3x00, 4x00 and 6x00 Series, 2-2	Edit Button, 4-16 EEPROM, 5-9
Α	electronic identifier, 5-9, 5-13 EPROM, 2-1, 5-9
Action Buttons, 4-10 AFS, 5-11	ERROR MESSAGES, 5-5 Errors while Programming, 5-4
algorithm, 5-4, 5-7, 5-8, 5-10	
Assembler, 2-3	F
autohandler, 5-7	
	File, 4-2 AUTOEXEC.BAT, 5-8
В	CONFIG.SYS, 5-8
	File Tabs, 4-21
blank check, 5-9	fuse, 5-13
Blank check before programming, 5-9, 5-13 buffer, 5-7, 5-9	
bullet, 5-7, 5-9	G
С	
	Getting Started, 2-1
cable, 5-6	
Check electronic identifiers, 5-13	Н
CHIP SELECTION, 2-7 Cleaning a Dirty DIP Socket, 5-5	
Clear Button, 4-17	Hardware Installation, 2-1
Close Button, 4-16	hardware test, 5-2
	Holp $4.10$
Command Reference 4-1	Help, 4-10 Her File, 2, 3
Command Reference, 4-1 Compatibility, 2-1	Hex File, 2-3
Compatibility, 2-1	
	Hex File, 2-3
Compatibility, 2-1 Compiler, 2-3	Hex File, 2-3
Compatibility, 2-1 Compiler, 2-3	Hex File, 2-3
Compatibility, 2-1 Compiler, 2-3 continuity test, 5-7, 5-9	Hex File, 2-3 Hot Keys, 4-18
Compatibility, 2-1 Compiler, 2-3 continuity test, 5-7, 5-9 <b>D</b>	Hex File, 2-3 Hot Keys, 4-18
Compatibility, 2-1 Compiler, 2-3 continuity test, 5-7, 5-9 Data Pattern, 4-13 Dev Info, 4-12 Device, 4-11	Hex File, 2-3 Hot Keys, 4-18
Compatibility, 2-1 Compiler, 2-3 continuity test, 5-7, 5-9 Data Pattern, 4-13 Dev Info, 4-12 Device, 4-11 insert, 5-7, 5-8, 5-9	Hex File, 2-3 Hot Keys, 4-18
Compatibility, 2-1 Compiler, 2-3 continuity test, 5-7, 5-9 Data Pattern, 4-13 Dev Info, 4-12 Device, 4-11 insert, 5-7, 5-8, 5-9 new, 5-2, 5-9, 5-13	Hex File, 2-3 Hot Keys, 4-18
Compatibility, 2-1 Compiler, 2-3 continuity test, 5-7, 5-9 Data Pattern, 4-13 Dev Info, 4-12 Device, 4-11 insert, 5-7, 5-8, 5-9 new, 5-2, 5-9, 5-13 old, 5-13	Hex File, 2-3 Hot Keys, 4-18 Introduction, 2-1 K Keyboard Usage, 4-18
Compatibility, 2-1 Compiler, 2-3 continuity test, 5-7, 5-9 Data Pattern, 4-13 Dev Info, 4-12 Device, 4-11 insert, 5-7, 5-8, 5-9 new, 5-2, 5-9, 5-13 old, 5-13 select, 5-10, 5-11	Hex File, 2-3 Hot Keys, 4-18
Compatibility, 2-1 Compiler, 2-3 continuity test, 5-7, 5-9 Data Pattern, 4-13 Dev Info, 4-12 Device, 4-11 insert, 5-7, 5-8, 5-9 new, 5-2, 5-9, 5-13 old, 5-13	Hex File, 2-3 Hot Keys, 4-18

LOADING DATA, 2-9 Logic Compiler, 2-3

Μ

Memory, 5-8 Microchip, 2-1

0

Open Button, 4-13 OTP, 5-9

Ρ

Q

S

package type, 5-10 parallel port, 5-6, 5-7 parallel printer port, 5-6 Placing a Chip, 2-11 PLCC, 5-7 PLD, 2-1, 2-2, 5-13 port, 5-7

### QFP, 5-8

R

RAM, 5-8 revision, 5-2 RMA, 5-2

Sales Support, 5-1

Save Button, 4-15 secure, 5-4, 5-9, 5-10, 5-13 Self-test, 2-5 signature, 5-8, 5-9 Socket Cleaning, 5-5 socket module, 5-7, 5-10 Software installation, 2-2 Software Updates, 5-2

### Т

technical support, 5-1 Technical Support, 5-1 Test continuity, 5-7 hardware, 5-2, 5-5 Tools, 4-4 Troubleshooting, 5-1 **TSOP**, 5-8

## U

upgrade, 5-11

# V

Vector test after verify, 5-10 vectors, 5-10 Verify after programming, 5-9 version, 5-2, 5-10

## W

WARNING MESSAGES, 5-13

# APPENDIX A LIMITED WARRANTY

BP Microsystems, Inc. warrants this product against defects in material or workmanship for a period of one year, as follows:

For a period of one year from date of purchase, BP Microsystems, Inc. will repair or replace any defective product at no charge. Whether the warranted product should be repaired or replaced is wholly within the discretion of BP Microsystems, Inc.

This warranty does not cover any damage due to accident, misuse, abuse or negligence.

You should retain your dated bill of sale as evidence of the date of purchase.

REPAIR OR REPLACEMENT AS PROVIDED UNDER THIS WARRANTY IS THE EXCLUSIVE REMEDY OF THE PURCHASER. IN NO EVENT SHALL BP MICROSYSTEMS, INC. BE LIABLE FOR ANY SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, NOR FOR ANY DAMAGES RESULTING FROM USE, MISUSE OR MODIFICATION OF THIS PRODUCT. EXCEPT TO THE EXTENT PROHIBITED BY APPLICABLE LAW, ANY IMPLIED WARRANTY OR MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE IS SPECIFICALLY DISCLAIMED. UNDER NO CIRCUMSTANCES SHALL BP MICROSYSTEMS, INC. TOTAL LIABILITY EXCEED THE PURCHASE PRICE OF THE PRODUCT.

This warranty gives you specific legal rights, and you may also have other rights that vary from state to state.