Interrupt Structure

CAMAC to CPU or VICbus Interrupt

CAMAC LAMs are monitored on the VCC 2117 by two Z-CIOs which can be programmed to generate an interrupt to the CPU and / or to the VICbus.

CPU to VICbus Interrupt

There are two ways to generate a VICbus Interrupt from the CPU. Either the module is initialized so that CPU interrupts are directly transmitted on the VICbus, or generated under software control by toggling a bit in a VCC's internal register.

• Introduction
• Features
• Typical Configuration
• VCC Architecture
• The VIC Interface
• The CAMAC Interface
• The On-Board List Processor
• The On-Board Ethernet
• Interrupt Structure
• Specifications, Ordering Information, Associated Modules & Software

• Back to CES Physics Interfaces
• Back to CES Connections