

JFET and Operational Amplifier Characteristics

Pyroelectric detectors of InfraTec use for the first signal processing stage Junction Field Effect Transistors (JFET) and CMOS Operational Amplifiers (OpAmp) built-in in the detector housing. Specifications are adapted for high-impedance pyroelectric elements.

1 Standard JFET - for single and multi color detectors

Features

- Very low voltage and current noise
- High input impedance
- Full performance from low-voltage power supply, down to 2.5 V
- Low leakage for improved system accuracy

Absolute maximum ratings



- Gate-Source / Gate-Drain voltage: -50 V
- Power dissipation: 50 mW

Specifications ($T_A = 25^\circ\text{C}$ unless otherwise noted)





Parameter	Symbol	Test Condition	Limits		Unit
			Min	Max	
Static					
Gate-Source Breakdown Voltage	$-V_{(\text{BR})\text{GSS}}$	$I_G = -1 \mu\text{A}, V_{DS} = 0 \text{ V}$	50	-	V
Gate-Source Cutoff Voltage	$-V_{GS(\text{off})}$	$I_D = 0.1 \mu\text{A}, V_{DS} = 15 \text{ V}$	0.4	1.5	
Saturation Drain Current	I_{DSS}	$V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V}$	0.5	1.5	mA
Gate Reverse Current	$-I_{GSS}$	$V_{DS} = 0 \text{ V}, V_{GS} = -30 \text{ V}, T_A = 25^\circ\text{C}$ $V_{DS} = 0 \text{ V}, V_{GS} = -30 \text{ V}, T_A = 150^\circ\text{C}$	-	2	pA
Gate Operating Current	$-I_{GSS}$	$I_D = 0.1 \text{ mA}, V_{DG} = 15 \text{ V}$	-	2	pA
Drain Cutoff Current	$I_{D(\text{off})}$	$V_{DS} = 15 \text{ V}, V_{GS} = -5 \text{ V}$	-	50	
Gate-Source Forward Voltage	$V_{GS(F)}$	$I_G = 1 \text{ mA}, V_{DS} = 0 \text{ V}$	-	0.8	V
Dynamic					
Common-Source Forward Transconductance	g_{fs}		0.7	2.1	mS
Common-Source Output Transconductance	g_{os}	$V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ kHz}$	-	12	μS
Drain-Source On-Resistance	$r_{DS(\text{on})}$	$V_{DS} = 0 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ kHz}$	-	2000	Ω
Common-Source Input Capacitance	C_{iss}		-	7	
Common-Source Reverse Transfer Capacitance	C_{rss}	$V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	-	3	pF
Equivalent Input Noise Voltage	$\overline{e_n}$	$V_{DS} = 10 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ kHz}$	-	8	$\text{nV}/\sqrt{\text{Hz}}$

JFET and Operational Amplifier Characteristics

Standard JFET Specifications ($T_A = 25^\circ\text{C}$ unless otherwise noted)



© 2001 Vishay Siliconix



JFET and Operational Amplifier Characteristics

2 Special JFET - design for single and multi color detectors (on request)

Benefits

Reliable operation at high temperature or increased ionizing radiation

Disadvantage related to standard JFET

Lower gain; higher output impedance

Features

- Ultra high input impedance
- Ultra low leakage for improved system accuracy

Absolute maximum ratings



- Gate-Source / Gate-Drain voltage: -50 V
- Power dissipation: 50 mW

Specifications ($T_A = 25^\circ\text{C}$ unless otherwise noted)





Parameter	Symbol	Test Condition	Limits		Unit
			Min	Max	
Static					
Gate-Source Breakdown Voltage	$-V_{(\text{BR})\text{GSS}}$	$I_G = -1 \mu\text{A}, V_{DS} = 0 \text{ V}$	40	-	V
Gate-Source Cutoff Voltage	$-V_{GS(\text{off})}$	$I_D = 0.1 \mu\text{A}, V_{DS} = 15 \text{ V}$	0.4	1.5	
Saturation Drain Current	I_{DSS}	$V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V}$	30	90	μA
Gate Reverse Current	$-I_{GSS}$	$V_{DS} = 0 \text{ V}, V_{GS} = -30 \text{ V}, T_A = 25^\circ\text{C}$ $V_{DS} = 0 \text{ V}, V_{GS} = -30 \text{ V}, T_A = 150^\circ\text{C}$	-	1	pA
Gate Operating Current	$-I_{GSS}$	$I_D = 0.1 \text{ mA}, V_{DG} = 15 \text{ V}$	-	0.5	pA
Drain Cutoff Current	$I_{D(\text{off})}$	$V_{DS} = 15 \text{ V}, V_{GS} = -5 \text{ V}$	-	10	
Gate-Source Forward Voltage	$V_{GS(F)}$	$I_G = 1 \text{ mA}, V_{DS} = 0 \text{ V}$	-	0.7	V
Dynamic					
Common-Source Forward Transconductance	g_{fs}	$V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ kHz}$	70	210	μS
Common-Source Output Transconductance	g_{os}	$V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ kHz}$	-	3	μS
Drain-Source On-Resistance	$r_{DS(\text{on})}$	$V_{DS} = 0 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ kHz}$	-	18	$\text{k}\Omega$
Common-Source Input Capacitance	C_{iss}	$V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	-	3	
Common-Source Reverse Transfer Capacitance	C_{rss}	$V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	-	1.5	pF
Equivalent Input Noise Voltage	\bar{e}_n	$V_{DS} = 10 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ kHz}$	-	20	$\text{nV}/\sqrt{\text{Hz}}$

JFET and Operational Amplifier Characteristics

Special JFET Specifications ($T_A = 25^\circ\text{C}$ unless otherwise noted)



© 2001 Vishay Siliconix



JFET and Operational Amplifier Characteristics

3 OpAmp1 - CMOS Micropower OpAmp for single and multi color detectors

LIE-235 / -241 / -245 / -251

Features

- Single [(4.5 ... 15) V] and split supply [(+3.5 / -1.5 ... ±8) V] operation
- Ultra low supply current [20 µA typical]; ultra low input bias current [10 fA typical]
- Rail-to-Rail output swing; high voltage gain [140 dB]

Absolute maximum ratings

■ Differential input voltage:	± supply voltage
■ Voltage at input / output pin:	(V ⁻) -0.3 V ... (V ⁺) +0.3 V
■ Supply voltage (V ⁺ - V ⁻):	16 V
■ Current at input pin:	±10 mA
■ Current at output pin:	±30 mA
■ Current at power supply pin:	40 mA
■ Power dissipation:	10 mW




Specifications

(T_A = 25 °C; V⁺ = 5 V; V⁻ = 0 V; V_{CM} = 1.5 V; V_O = 2.5 V; R_L > 1 MΩ unless otherwise noted)







Parameter	Symbol	Test Condition	Limits			Unit
			Min @ 85 °C	typ	Max @ 85 °C	
Static						
Input Offset Voltage	V _{os}		-	100	1300	µV
Input Bias Current	I _B		-	0.01	4	pA
Input Offset Current	I _{os}		-	0.005	2	pA
Common Mode Rejection Ratio	CMRR	0.0V ≤ V _{CM} ≤ 12.0 V V ⁺ = 15 V	63	85	-	dB
Input Common-Mode Voltage Range	V _{CM}	V ⁺ = 5 V ... 15 V for CMRR ≥ 60 dB	V ⁺ - 2.5	V ⁺ - 1.9	-	V [MAX] V [MIN]
Large Signal Voltage Gain	A _v	R _L = 100 kΩ	200	4000	-	V/mV [Sourcing]
			60	3000	-	V/mV [Sinking]
		R _L = 25 kΩ	80	3000	-	V/mV [Sourcing]
			35	2000	-	V/mV [Sinking]
Output Swing	V _O	R _L = 25 kΩ to 2.5 V V ⁺ = 15 V	4.850	4.990	-	V [MAX]
			-	0.010	0.150	V [MIN]
		R _L = 100 kΩ to 7.5 V	14.925	14.990	-	V [MAX]
			-	0.010	0.075	V [MIN]
Supply Current	I _S	V ⁺ = +5 V, V _O = 2.5 V	-	20	40	µA
		V ⁺ = +15 V, V _O = 7.5 V	-	24	48	µA
Dynamic						
Slew Rate	SR	V ⁺ = 15 V; 10 V step voltage follower	7	35	-	V/ms
Gain-Bandwidth Product	SR		-	100	-	kHz
Phase Margin	GBW		-	50	-	Deg
Equivalent Input Noise Voltage	θ _m	f = 1 kHz	-	83	-	nV/√Hz
Equivalent Input Noise Current	e _n	f = 1 kHz	-	0.2	-	fA/√Hz

JFET and Operational Amplifier Characteristics

OpAmp1 Specifications ($T_A = 25^\circ\text{C}$; $V^+ = 5\text{ V}$; $V^- = 0\text{ V}$; $V_{CM} = 1,5\text{ V}$; $V_O = 2,5\text{ V}$; $R_L > 1\text{ M}\Omega$ unless otherwise noted)



© 2001 National Semiconductor Corporation



JFET and Operational Amplifier Characteristics

4 OpAmp2 - CMOS very low power OpAmp for single and multi color detectors

LME-335 / -337 / -341 / -345 / -351 / -353 / -392 / -553 / -541 / -551; LIM-052 / -054 / -162 / -262
 LMM-242 / -244 ; LFP-3041L-337 ; LFP-3950-337

Features

- Single [(4.5 ... 16) V] and split supply [(\pm 2.2 ... 8) V] operation
- Low supply current [70 μ A typical]; very low input bias current [100 fA typical]
- Rail-to-Rail output swing; high voltage gain [120 dB]

Absolute maximum ratings

■ Differential input voltage:	\pm supply voltage
■ Voltage at input / output pin:	(V ⁻) -0.3 V ... (V ⁺) +0.3 V
■ Supply voltage (V ⁺ - V ⁻)	16V
■ Current at input pin:	±5 mA
■ Current at output pin:	±30 mA
■ Current at power supply pin:	40 mA
■ Power dissipation:	10 mW




Specifications

(T_A = 25 °C; V⁺ = 5 V; V⁻ = 0 V; V_{CM} = 2.5 V; V_O = 2.5 V; R_L > 1 M Ω unless otherwise noted)

Parameter	Symbol	Test Condition	Limits			Unit
			Min @ 85°C	typ	Max @ 85°C	
Static						
Input Offset Voltage	V _{OS}		-	200	1500	μ V
Input Bias Current	I _B		-	0.1	10	pA
Input Offset Current	I _{OS}		-	0.05	5	pA
Common Mode Rejection Ratio	CMRR	0.0 V \leq V _{CM} \leq 2.7 V	70	83	-	dB
Input Common-Mode Voltage Range	V _{CM}		V ⁺ -1.0	V ⁺ -0.8	-	V [MAX]
				-0.3	0.0	V [MIN]
Large Signal Voltage Gain	A _V	R _L = 1 M Ω	350	1700	-	V/mV
		R _L = 100 k Ω	100	350	-	V/mV
		V ⁺ = 5 V	4.800	4.880	-	V [MAX]
Output Swing	V _O	R _L = 100 k Ω to 2.5 V	-	0.090	0.150	V [MIN]
		V ⁺ = 10 V	9.700	9.980	-	V [MAX]
		R _L = 1 M Ω to 5.0 V	-	0.010	0.150	V [MIN]
Supply Current	I _S	V ⁺ = +5 V, V _O = 2.5 V	-	70	150	μ A
		V ⁺ = +10 V, V _O = 5.0 V	-	80	150	μ A
Dynamic						
Slew Rate	SR	1.5 ... 3.5 V step voltage follower	50	120	-	V/ms
Gain-Bandwidth Product	GBW		-	200	-	kHz
Phase Margin	θ_m		-	63	-	Deg
Equivalent Input Noise Voltage	\bar{e}_n	f = 1 kHz	-	19	-	nV/ $\sqrt{\text{Hz}}$
Equivalent Input Noise Current	\bar{i}_n	f = 1 kHz	-	0.6	-	fA/ $\sqrt{\text{Hz}}$

JFET and Operational Amplifier Characteristics

OpAmp2 Specifications ($T_A = 25^\circ\text{C}$; $V^+ = 5\text{ V}$; $V^- = 0\text{ V}$; $V_{CM} = 2,5\text{ V}$; $V_O = 2,5\text{ V}$; $R_L > 1\text{ M}\Omega$ unless otherwise noted)



© 2001 Texas Instruments Incorporated

