


# IEEE 488.2 Controller Chip —

## NAT9914

Pin compatible with TI TMS9914A  
Software compatible with  
NEC  $\mu$ PD7210 or TI TMS9914A  
controller chips  
Low power consumption  
Meets all IEEE 488.2 requirements  
Bus line monitoring  
Preferred implementation of  
requesting service  
Will not send messages when there  
are no Listeners  
Performs all IEEE 488.1  
interface functions  
Programmable data transfer rate  
(T1 delays of 350 ns, 500 ns,  
1.1  $\mu$ s, and 2  $\mu$ s)  
Automatic EOS and/or NL message  
detection  
Direct memory access (DMA)  
Automatically processes IEEE 488  
commands and reads  
undefined commands

TTL-compatible CMOS device  
Programmable clock rate  
20 MHz maximum  
Reduces driver overhead  
Does not lose a data byte  
if ATN is asserted while  
transmitting data



## Description

The NAT9914 IEEE 488.2 controller chip can perform all the interface functions defined by the IEEE Standard 488.1-1987, and also meets the additional requirements and recommendations of the IEEE Standard 488.2-1987. Connected between the processor and the IEEE 488 bus, the NAT9914 provides high-level management of the IEEE 488 bus, significantly increases the throughput of driver software, and simplifies both the hardware and software design. The NAT9914 performs complete IEEE 488 Talker, Listener, and Controller functions. In addition to its numerous improvements, the NAT9914 is also completely pin compatible with the TI TMS 9914A and software compatible with the NEC  $\mu$ PD7210 and TI TMS9914A controller chips.


## IEEE 488.2 Overview

The IEEE 488.2 standard removes the ambiguities of IEEE 488.1 by standardizing the way instruments and controllers operate. It defines data formats, status reporting, error handling, and common configuration commands to which all IEEE 488.2 instruments must respond in a precise manner. It also defines a set of controller requirements. With IEEE 488.2, you gain the benefits of reduced development time and cost because systems are more compatible and reliable. The NAT9914 brings the full power of IEEE 488.2 to the design engineer along with numerous other design and performance benefits, while retaining the 40-pin and 44-pin hardware configurations of the TI TMS 9914A.


## General

The NAT9914 manages the IEEE 488 bus. You program the IEEE 488 bus by writing control words into the appropriate registers. CPU-readable status registers supply operational feedback. The NAT9914 mode determines the function of these registers. On power up or reset, the NAT9914 registers resemble those of the TMS9914A set, with additional registers that supply extra functionality and IEEE 488.2 compatibility. In this mode, the NAT9914 is completely pin compatible with the TI TMS9914A. If you enable the 7210 mode, the registers resemble those of the NEC  $\mu$ PD7210 set, with additional registers that supply extra functionality and IEEE 488.2 compatibility. This mode is not pin compatible with the NEC  $\mu$ PD7210. Figure 4 shows the key components of the NAT9914.


## IEEE 488.2 Controller Chip —



**Figure 1. NAT9914BPD  
Pin Configuration**



### Figure 2. NAT9914BPL Pin Configuration



### Figure 3. NAT9914BPQ Pin Configuration

## Pin Identification

| Pin Number                           |                                      |                                      | Mnemonic     | Type                        | Description   |
|--------------------------------------|--------------------------------------|--------------------------------------|--------------|-----------------------------|---|
| PLCC                                 | DIP                                  | QFP                                  |              |                             |   |
| 11, 12, 13,<br>14, 15, 16,<br>17, 19 | 10, 11, 12,<br>13, 14, 15,<br>16, 17 | 16, 17, 18,<br>19, 20, 21,<br>22, 24 | D(7-0)       | I/O <sup>1</sup>            | Bidirectional 3-state data bus transfers commands, data, and status between the NAT9914 and the CPU.<br><b>D0 is the most significant bit.</b>                                    |
| 4                                    | 3                                    | 9                                    | CE*          | I                           | Chip Enable gives access to the register selected by a read or write operation, and the register selects RS(2-0).   |
| 6                                    | 5                                    | 11                                   | DBIN         | I <sup>1</sup>              | With the Data Bus Input, you can place the contents of the register selected by RS(2-0) and CE* onto the data bus D(7-0). The polarity of DBIN is reversed for DMA operation.     |
| 5                                    | 4                                    | 10                                   | WE*          | I                           | The Write input latches the contents of the data bus D(7-0) into the register selected by RS(2-0).  |
| 3                                    | 2                                    | 8                                    | ACCGR*       | I <sup>1</sup>              | The Access Grant signal selects the DIR or CDOR for the current read or write cycle.  |
| 2                                    | 1                                    | 7                                    | ACCRO*       | O                           | The Access Request output asserts to request a DMA Acknowledge cycle.   |
| 20                                   | 18                                   | 25                                   | CLK          | I <sup>1</sup>              | The CLK input can be up to 20 MHz.  |
| 21                                   | 19                                   | 26                                   | RESET*       | I <sup>1</sup>              | Asserting the RESET* input places the NAT9914 in an initial, idle state.  |
| 10                                   | 9                                    | 15                                   | INT*<br>(OC) | O                           | The Interrupt output asserts when one of the unmasked interrupt conditions is true. The NAT9914 does not drive INT* high. The INT* pin must be pulled up by an external resistor. |
| 9, 8, 7                              | 8, 7, 6                              | 14, 13, 12                           | RS(2-0)      | I <sup>1111</sup>           | The Register Selects determine which register to access during a read or write operation.   |
| 25                                   | 23                                   | 30                                   | IFC*         | I/O <sup>1,11</sup><br>(OC) | Bidirectional control line initializes the IEEE 488 interface functions.  |
| 24                                   | 22                                   | 29                                   | REN*         | I/O <sup>1</sup><br>(OC)    | Bidirectional control line selects either remote or local control of devices.   |
| 31                                   | 28                                   | 36                                   | ATN*         | I/O <sup>1</sup>            | Bidirectional control line indicates whether data on the DIO lines is an interface or device-dependent message.   |
| 32                                   | 29                                   | 37                                   | SRQ*         | I/O <sup>1</sup>            | Bidirectional control line requests service from the controller.  |
| 34, 35, 36,<br>37, 38, 39,<br>41, 42 | 31, 32, 33,<br>34, 35, 36<br>37, 38  | 39, 40, 41,<br>42, 43, 44,<br>2, 3   | DIO(8-1)*    | I/O <sup>1</sup>            | 8-bit bidirectional IEEE 488 data bus   |
| 29                                   | 26                                   | 34                                   | DAV*         | I/O <sup>1</sup>            | Handshake line indicates that the data on the DIO(8-1)* lines is valid.   |
| 27                                   | 25                                   | 32                                   | NRFD*        | I/O <sup>1</sup>            | Handshake line indicates that the device is ready for data.   |
| 26                                   | 24                                   | 31                                   | NDAC*        | I/O <sup>1</sup>            | Handshake line indicates the completion of a message reception.   |
| 30                                   | 27                                   | 35                                   | EOI*         | I/O <sup>1</sup>            | Bidirectional control line indicates the last byte of a data message or executes a parallel poll.   |
| 23                                   | 21                                   | 28                                   | TE           | O <sup>1</sup>              | Talk Enable controls the direction of the IEEE 488 data transceiver.  |

# IEEE 488.2 Controller Chip

| Pin Number      |     |                 | Mnemonic | Type           | Description  |
|-----------------|-----|-----------------|----------|----------------|--|
| PLCC            | DIP | QFP             |          |                |  |
| 43              | 39  | 4               | TR       | O <sup>1</sup> | Trigger asserts when one of the trigger conditions is satisfied. |
| 33              | 30  | 38              | CONT*    | O <sup>1</sup> | Controller asserts when the NAT9914 is Controller-In-Charge.     |
| 44              | 40  | 5               | VDD      | –              | Power pin – +5 V (±5%)   |
| 22              | 20  | 27              | VSS      | –              | Ground pin – 0 V   |
| 1, 18,<br>28,40 | –   | 1, 6,<br>23, 33 | NC       | –              | No connect   |

OC= Open collector.

<sup>1</sup> The pin contains an internal pull-up resistor of 25 k $\Omega$  to 100 k $\Omega$ .

\* Active low.

<sup>11</sup> In controller applications where the CLK signal frequency is > 8 MHz, IFC\* should be pulled up with a 4.7 k $\Omega$  resistor.

<sup>111</sup> RS0 and RS1 contain an internal pull-up resistor of 25 k $\Omega$  to 100 k $\Omega$ . RS2 does not contain an internal pull-up or pull-down resistor.




Figure 4. NAT9914 Block Diagram

# IEEE 488.2 Controller Chip

## 9914 Mode Registers

In 9914 mode, the NAT9914 registers consist of all the TI TMS9914A registers and two types of additional registers – newly defined registers and paged-in registers. The NAT9914 maps the newly defined registers into the unused portion of the 9914 address space. Each paged-in register appears at Offset 2 immediately after you issue an auxiliary page-in command, and it remains there until you page another register into the same space or you issue a reset. The table below lists all the registers in the 9914 register set. See the NAT9914 Reference Manual available at [ni.com](http://ni.com) for more information.

### 9914 Register Set

| Register             | PAGE-IN | RS(2-0) | WE* | DBIN | CE* | ACCGR* |
|----------------------|---------|---------|-----|------|-----|--------|
| Interrupt Status 0   | U       | 0 0 0   | 1   | 1    | 0   | 1      |
| Interrupt Mask 0     | U       | 0 0 0   | 0   | 0    | 0   | 1      |
| Interrupt Status 1   | U       | 0 0 1   | 1   | 1    | 0   | 1      |
| Interrupt Mask 1     | U       | 0 0 1   | 0   | 0    | 0   | 1      |
| Address Status       | U       | 0 1 0   | 1   | 1    | 0   | 1      |
| Interrupt Mask 2'    | P       | 0 1 0   | 0   | 0    | 0   | 1      |
| End-of-String'       | P       | 0 1 0   | 0   | 0    | 0   | 1      |
| Bus Control'         | P       | 0 1 0   | 0   | 0    | 0   | 1      |
| Accessory'           | P       | 0 1 0   | 0   | 0    | 0   | 1      |
| Bus Status           | U       | 0 1 1   | 1   | 1    | 0   | 1      |
| Auxiliary Command    | U       | 0 1 1   | 0   | 0    | 0   | 1      |
| Interrupt Status 2'  | P       | 1 0 0   | 1   | 1    | 0   | 1      |
| Address              | U       | 1 0 0   | 0   | 0    | 0   | 1      |
| Serial Poll Status'  | P       | 1 0 1   | 1   | 1    | 0   | 1      |
| Serial Poll Mode     | U       | 1 0 1   | 0   | 0    | 0   | 1      |
| Command Pass Through | U       | 1 1 0   | 1   | 1    | 0   | 1      |
| Parallel Poll        | U       | 1 1 0   | 0   | 0    | 0   | 1      |
| Data-In              | U       | 1 1 1   | 1   | 1    | 0   | 1      |
| Data-In              | U       | X X X   | X   | 0    | X   | 0      |
| Command/Data Out     | U       | 1 1 1   | 0   | 0    | 0   | 1      |
| Command/Data Out     | U       | X X X   | 0   | 1    | X   | 0      |

The '\*' symbol denotes features (such as registers and auxiliary commands) that are not available in the TMS9914A.

Notes for the PAGE-IN column:

U = Page-in auxiliary commands do not affect the register offset.

P = The register offset is valid only after a page-in auxiliary command.

## 7210 Mode Registers

The NAT9914 registers include all the NEC  $\mu$ PD7210 registers plus two types of additional registers – extra auxiliary registers and paged-in registers. You write the extra auxiliary registers the same as standard  $\mu$ PD7210 auxiliary registers. On issuing an auxiliary page-in command, the paged-in registers appear at the same offsets as existing  $\mu$ PD7210 registers. At the end of the next CPU access, the chip pages out the paged-in registers. The following table lists all the registers in the 7210 mode register set. See the NAT9914 Reference Manual available at [ni.com](http://ni.com) for more information.

### 7210 Register Set

| Register                | PAGE-IN | A(2-0) | WE* | DBIN | CE* | ACCGR* |
|-------------------------|---------|--------|-----|------|-----|--------|
| Data-In                 | U       | 0 0 0  | 1   | 1    | 0   | 1      |
| Data-In                 | X       | X X X  | X   | 0    | X   | 0      |
| Command/Data Out        | U       | 0 0 0  | 0   | 0    | 0   | 1      |
| Command/Data Out        | X       | X X X  | 0   | 1    | X   | 0      |
| Interrupt Status 1      | U       | 0 0 1  | 1   | 1    | 0   | 1      |
| Interrupt Mask 1        | U       | 0 0 1  | 0   | 0    | 0   | 1      |
| Interrupt Status 2      | U       | 0 1 0  | 1   | 1    | 0   | 1      |
| Interrupt Mask 2        | U       | 0 1 0  | 0   | 0    | 0   | 1      |
| Serial Poll Status      | N       | 0 1 1  | 1   | 1    | 0   | 1      |
| Serial Poll Mode        | N       | 0 1 1  | 0   | 0    | 0   | 1      |
| Version                 | P       | 0 1 1  | 1   | 1    | 0   | 1      |
| Internal Counter 2      | P       | 0 1 1  | 0   | 0    | 0   | 1      |
| Address Status          | U       | 1 0 0  | 1   | 1    | 0   | 1      |
| Address Mode            | U       | 1 0 0  | 0   | 0    | 0   | 1      |
| Command Pass Through    | N       | 1 0 1  | 1   | 1    | 0   | 1      |
| Auxiliary Mode          | U       | 1 0 1  | 0   | 0    | 0   | 1      |
| Source/Acceptor Status' | P       | 1 0 1  | 1   | 1    | 0   | 1      |
| Address 0               | N       | 1 1 0  | 1   | 1    | 0   | 1      |
| Address                 | N       | 1 1 0  | 0   | 0    | 0   | 1      |
| Interrupt Status 0'     | P       | 1 1 0  | 1   | 1    | 0   | 1      |
| Interrupt Mask 0'       | P       | 1 1 0  | 0   | 0    | 0   | 1      |
| Address 1               | N       | 1 1 1  | 1   | 1    | 0   | 1      |
| End-of-String           | N       | 1 1 1  | 0   | 0    | 0   | 1      |
| Bus Status'             | P       | 1 1 1  | 1   | 1    | 0   | 1      |
| Bus Control'            | P       | 1 1 1  | 0   | 0    | 0   | 1      |

The '\*' symbol denotes features (such as registers and auxiliary commands) that are not available in the NEC7210.

Notes for the PAGE-IN column:

U = The page-in auxiliary command does not affect the register.

N = The register offset is always valid except for immediately after a page-in auxiliary command.

P = The register is valid only immediately after a page-in auxiliary command.

# IEEE 488.2 Controller Chip

## Preliminary DC Characteristics

$T_A$  0 to 70 °C;  $V_{CC} = 5\text{ V} \pm 5\%$

| Parameter                    | Symbol   | Limits |          | Unit          | Test Condition           |
|------------------------------|----------|--------|----------|---------------|--------------------------|
|                              |          | Min    | Max      |               |                          |
| Voltage input low            | $V_{IL}$ | -0.5   | +0.8     | V             | —                        |
| Voltage input high           | $V_{IH}$ | +2.0   | $V_{CC}$ | V             | —                        |
| Voltage output low           | $V_{OL}$ | 0      | 0.4      | V             | —                        |
| Voltage output high          | $V_{OH}$ | +2.4   | $V_{CC}$ | V             | —                        |
| Input/output Leakage current | —        | -10    | +10      | $\mu\text{A}$ | without internal pull-up |
| Input/output Leakage current | —        | -200   | +200     | $\mu\text{A}$ | with internal pull-up    |
| Supply current               | —        | —      | 45       | mA            | —                        |
| Output current low           | —        | —      | —        | —             | —                        |
| All pins except ACCRQ        | $I_{OL}$ | 2      | —        | mA            | 0.4 V @ $I_{OL}$         |
| ACCRQ                        | $I_{OL}$ | 4      | —        | mA            | 0.4 V @ $I_{OL}$         |
| Input current low            | $I_{IL}$ | —      | - 0.5    | mA            | —                        |
| Supply voltage               | $V_{DD}$ | 4.75   | 5.25     | V             | —                        |

## Capacitance

$T_A$  0 to 70 °C;  $V_{CC} = 5\text{ V} \pm 5\%$

| Parameter          | Symbol    | Limits |     | Unit | Test Condition |
|--------------------|-----------|--------|-----|------|----------------|
|                    |           | Min    | Max |      |                |
| Input capacitance  | $C_{IN}$  | —      | 10  | pF   | —              |
| Output capacitance | $C_{OUT}$ | —      | 10  | pF   | —              |
| I/O capacitance    | $C_{I/O}$ | —      | 10  | pF   | —              |

## Absolute Maximum Ratings

| Property                         | Range                           |
|----------------------------------|---------------------------------|
| Supply voltage, $V_{DD}$         | -0.5 to +7.0 V                  |
| Input voltage, $V_I$             | -0.5 to $V_{DD} + 0.5\text{ V}$ |
| Operating temperature, $T_{OPR}$ | 0 to +70° C                     |
| Storage temperature, $T_{STG}$   | -40 to +125° C                  |

Comment: Exposing the device to stresses above those listed could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## AC Characteristics

$T_A$  0 to 70 °C;  $V_{CC} = 5\text{ V} \pm 5\%$

| Parameter  | Symbol   | Limits |     | Unit | Test Condition |
|--|----------|--------|-----|------|----------------|
|  |          | Min    | Max |      |                |
| Address hold from $\overline{CE}$ , $\overline{WE}$ , and DBIN | $t_{AH}$ | 0      | —   | ns   | —              |
| Address setup to $\overline{CE}$ , $\overline{WE}$ , and DBIN  | $t_{AS}$ | 0      | —   | ns   | —              |
| Data float from $\overline{CE}$ or DBIN                        | $t_{DF}$ | —      | 20  | ns   | —              |
| Data delay from DBIN↓  | $t_{DR}$ | —      | 75  | ns   | ACCGR=0        |
| ACCRQ unassertion  | $t_{DU}$ | —      | 20  | ns   | —              |
| Data delay from $\overline{CE}$ ↓                              | $t_{RD}$ | —      | 80  | ns   | ACCGR=1        |
| $\overline{CE}$ recovery width                                 | $t_{RR}$ | 80     | —   | ns   | —              |
| $\overline{CE}$ pulse width                                    | $t_{RW}$ | 80     | —   | ns   | —              |
| Data hold from $\overline{WE}$ ↑                               | $t_{WH}$ | 0      | —   | ns   | —              |
| Data setup to $\overline{WE}$ ↑                                | $t_{WS}$ | 60     | —   | ns   | —              |

### Notes:

- $t_{AS}$  is the setup time to  $\overline{CE}$ ↓ or  $\overline{WE}$ ↓, whichever is later.
- $t_{AH}$  is the hold time from  $\overline{WE}$ ↑ or  $\overline{CE}$ ↑, whichever is earlier.

## Timing Waveforms




Figure 5. CPU Read




Figure 7. CPU Write




Figure 6. DMA Read




Figure 8. DMA Write

# IEEE 488.2 Controller Chip

## Source Handshake

| Parameter  | Symbol          | Limits (ns) |      | Test Condition                        |
|--|-----------------|-------------|------|---------------------------------------|
|  |                 | Min         | Max  |                                       |
| $\overline{\text{NDAC}}\uparrow$ to $\overline{\text{DAV}}\uparrow$  | $t_{\text{ND}}$ | –           | 40   | –                                     |
| $\overline{\text{NDAC}}\uparrow$ to $\overline{\text{INT}}\downarrow$ or $\overline{\text{ACCGR}}\downarrow$ | $t_{\text{NI}}$ | –           | 40   | INT(DOIE Bit=1)<br>ACCGR (DMA0 Bit=1) |
| $\overline{\text{WE}}\uparrow$ to $\overline{\text{DAV}}\downarrow$  | $t_{\text{WD}}$ | 2000        | 2180 | 2 $\mu\text{s}$ T1, 5MHz              |
| $\overline{\text{WE}}\uparrow$ to $\overline{\text{DAV}}\downarrow$  | $t_{\text{WD}}$ | 1200        | 1380 | 1.1 $\mu\text{s}$ T1, 5MHz            |
| $\overline{\text{WE}}\uparrow$ to $\overline{\text{DAV}}\downarrow$  | $t_{\text{WD}}$ | 600         | 780  | 500 ns T1, 5MHz                       |
| $\overline{\text{WE}}\uparrow$ to $\overline{\text{DAV}}\downarrow$  | $t_{\text{WD}}$ | 400         | 580  | 350 ns T1, 5MHz                       |




Figure 9. Source Handshake Timing

## Acceptor Handshake

| Parameter   | Symbol          | Limits (ns) |       | Test Condition                         |
|---|-----------------|-------------|-------|--|
|   |                 | Min         | Max   |  |
| $\overline{\text{DAV}}\downarrow$ to $\overline{\text{NDAC}}\uparrow$   | $t_{\text{DD}}$ |             | 35+3T |  |
| $\overline{\text{DAV}}\uparrow$ to $\overline{\text{NDAC}}\downarrow$   | $t_{\text{DF}}$ |             | 25    |  |
| $\overline{\text{DAV}}\downarrow$ to $\overline{\text{INT}}\downarrow$ or $\overline{\text{ACCGR}}\downarrow$ | $t_{\text{DI}}$ |             | 50+2T | INT(DIIE Bit=1),<br>ACCGR (DMAI Bit=1) |
| $\overline{\text{DAV}}\downarrow$ to $\overline{\text{NRFD}}\downarrow$                                       | $t_{\text{DR}}$ |             | 20    |  |
| $\overline{\text{DBIN}}\uparrow$ to $\overline{\text{NRFD}}\uparrow$  | $t_{\text{NR}}$ |             | 35    | Read of DIR, not in<br>Holdoff state   |

Note: T = one clock period




Figure 10. Acceptor Handshake Timing

## Response to ATN

| Parameter   | Symbol          | Limits (ns) |     | Test Condition                |
|---|-----------------|-------------|-----|-------------------------------|
|   |                 | Min         | Max |                               |
| $\overline{\text{ATN}}\uparrow$ to $\overline{\text{NRFD}}\downarrow$   | $t_{\text{AF}}$ |             | 35  | Acceptor handshake<br>holdoff |
| $\overline{\text{ATN}}\downarrow$ to $\overline{\text{NDAC}}\downarrow$ | $t_{\text{AN}}$ |             | 35  | AIDS $\rightarrow$ ANRS       |
| $\overline{\text{ATN}}\downarrow$ to $\overline{\text{TE}}\downarrow$   | $t_{\text{AT}}$ |             | 30  | TACS $\rightarrow$ TADS       |




Figure 11. ATN Response Timing

## Parallel Poll

| Parameter  | Symbol          | Limits (ns) |     | Test Condition          |
|--|-----------------|-------------|-----|-------------------------|
|  |                 | Min         | Max |                         |
| $\overline{\text{EOI}}\downarrow$ to $\overline{\text{DIO}}\downarrow$ valid | $t_{\text{ED}}$ |             | 90  | PPSS $\rightarrow$ PPAS |
| $\overline{\text{EOI}}\downarrow$ to $\overline{\text{TE}}\uparrow$          | $t_{\text{ET}}$ |             | 30  | PPSS $\rightarrow$ PPAS |
| $\overline{\text{EOI}}\uparrow$ to $\overline{\text{TE}}\downarrow$          | $t_{\text{TE}}$ |             | 30  | PPAS $\rightarrow$ PPSS |




Figure 12. Parallel Poll Response Timing

# IEEE 488.2 Controller Chip





Figure 13. Typical CPU Systems with NAT9914

## IEEE 488.2 Controller Chip —



### Figure 14. Mechanical Data 40-Pin Plastic DIP




Figure 15. Mechanical Data 44-Pin PLCC

# IEEE 488.2 Controller Chip




Figure 16. Mechanical 44-pin QFP.

| Dimensions     | Tolerance     | Value (in mm) |
|----------------|---------------|---------------|
| A              | max.          | 2.35          |
| A <sub>1</sub> | —             | 0.25 max.     |
| A <sub>2</sub> | + 0.10/-0.05  | 2.00          |
| D              | ± 0.25        | 17.20         |
| D <sub>1</sub> | ± 0.10        | 14.00         |
| E              | ± 0.25        | 17.20         |
| E <sub>1</sub> | ± 0.10        | 14.00         |
| L              | + 0.15/- 0.10 | 0.88          |
| e              | basic         | 1.00          |
| b              | ± 0.05        | 0.35          |
| θ              | —             | 0 to 7°       |
| ddd            | —             | 0.20 nom.     |
| ccc            | max.          | 0.10          |

# IEEE 488.2 Controller Chip

## Ordering Information

NAT9914BPD

NAT9914BPL

NAT9914BPQ

### Part Number Legend

| a   | b    | c | d | e |
|-----|------|---|---|---|
| NAT | 9914 | B | P | D |

- a. Family name – NAT = 8-bit GPIB  
Talker/Listener/Controller interface
- b. Device number – 9914 = TI TMS9914A  
pin-compatible part
- c. Revision
- d. Package material – P = plastic
- e. Package type – D = Dual Inline Package (DIP)  
L = Plastic Leaded Chip Carrier (PLCC)  
Q = Quad Flatpack (QFP)

NAT9914 Programmer Reference Manual.....visit [ni.com](http://ni.com)

You can fax questions to our applications engineers anytime at (800) 328-2203 or (512) 683-5678. Or, you can call from 8:00 a.m. to 6:00 p.m. (central time) at (512) 795-8248. Internationally, contact your local office. National Instruments sponsors a wide variety of group activities, such as user group meetings at trade shows and at large industrial sites. Our users also receive our quarterly newsletters *Instrumentation Newsletter*™ and *AutomationView*™ to get the latest information on new products, product updates, application tips, and current events. In addition, sign up for *NI News*, our electronic news service at [ni.com/news](http://ni.com/news)

## Warranty

All National Instruments data acquisition, computer-based instrument, VXIbus, and MXI™bus products are covered by a one-year warranty. GPIB hardware products are covered by a two-year warranty from the date of shipment. The warranty covers board failures, components, cables, connectors, and switches, but does not cover faults caused by misuse. The owner may return a failed assembly to National Instruments for repair during the warranty period. Extended warranties are available at an additional charge.

Information furnished by National Instruments is believed to be accurate and reliable. National Instruments reserves the right to change product specifications without notice.

## Technical Support

National Instruments strives to provide you with quality technical assistance worldwide. We currently offer electronic technical support along with our technical support centers staffed by applications engineers.

Access information from our Web site at [ni.com](http://ni.com). Our FTP site is dedicated to 24-hour support, with a collection of files and documents to answer your questions. Log on to our Internet host at [ftp.ni.com](ftp://ftp.ni.com)

## Seminars/Training

Free and fee-paid seminars are presented several times a year in cities around the world. Comprehensive, fee-paid training courses are available at National Instruments offices or at customer sites. Call for training schedules.



[ni.com/gpi](http://ni.com/gpi) (512) 794-0100

part number 372013A-01

U.S. Corporate Headquarters • Fax: (512) 683-9300 • [info@ni.com](mailto:info@ni.com)

Branch Offices: Australia 03 9879 5166 • Austria 0662 45 79 90 0 • Belgium 02 757 00 20 • Brazil 000817 947 8791 • Canada 514 694 8521 • China 021 6555 7838  
Czech Republic 420 2 2423 5774 • Denmark 45 76 26 00 • Finland 09 725 725 11 • France 01 48 14 24 24 • Germany 089 741 31 30 • Greece 30 1 42 96 427  
Hong Kong 2645 3186 • India 91 80 535 5406 • Israel 03 6393737 • Italy 02 413091 • Japan 03 5472 2970 • Korea 02 596 7456 • Malaysia 603 9596711  
Mexico 001 800 010 0793 • Netherlands 0348 433466 • New Zealand 09 914 0488 • Norway 32 27 73 00 • Poland 48 22 528 94 06 • Portugal 351 210 311 210  
Russia 095 238 7139 • Singapore 2265886 • Slovenia 386 3 425 4200 • South Africa 082 877 8530 • Spain 91 640 0085 • Sweden 08 587 895 00  
Switzerland 056 200 51 51 • Taiwan 02 2528 7227 • U.K. 01635 523545 • Venezuela 800 1 4466

© Copyright 2001 National Instruments Corporation. All rights reserved. Product and company names listed are trademarks or trade names of their respective companies.