

Version:.....

Serial Number:.....



STRUCK

STR200

FASTBUS SCALER MODULE

This single-width, four layer Module is a FASTBUS implementation of a general-purpose multichannel pulse counter, as needed for data acquisition and control tasks in HEP experiments. The STR200 accepts pulses via two front panel ECL ports, using standard differential ECL levels with a popular 34 pin connector pin layout.

MODULE FEATURES

CHANNELS PER MODULE

The STR200 contains 32 independent scaler channels.

CHANNEL RANGE

Each channel provides 32 bits of scaling. (Due to its large range the module does not handle any overflow.)

SCALER FUNCTION

Up-counter without preset.

INPUT RATE

The scaler responds to pulses from DC up to 100MHz.

INPUT LEVEL

Two front panel ECL-ports are employed to accept 32 input sources using standard differential ECL level, 100 Ohm impedance (high impedance by a simple user option). Plugging a cable into the scaler with a logical 0 signal does not generate a count. NIM input level on request.

COUNT-ENABLE

Each scaler channel is controlled by an individual count-enable condition, which is generated by a logical AND of a common external count-enable, and one corresponding bit from CSR Register 12hex.

One separate front panel connector is employed to accept the common count-enable using differential ECL-level.

Assert false level \Rightarrow counting is inhibited

Assert true level \Rightarrow counting is only enabled if CSR(23h) bits are also set

If no signal present \Rightarrow counting is enabled.

READ-ON-FLY

The module has read-on-fly capability (i.e. counters with "shadow" registers). Only the upper 24 bits are assumed to be valid during a read-on-fly; the lower four bits may be in transition. However, if no input pulses are asserted during a read then all 32 bits are valid. No counts are missed due to read-on-fly.

SCALER CLEAR

Each scaler channel can be cleared by an individual clear condition that is generated by a logical OR of seven signal sources:

- Front panel FAST CLEAR (differential ECL 25ns) common for channels 0-31
- FASTBUS RB*/BH condition common for channels 0-31
- Power on condition common for channels 0-31
- CSR(=) Write AD(30) (=general clear module) common for channels 0-31
- CSR(0) Write AD(31) (=clear scaler only) common for channels 0-31
- CSR(10h) Write: if AD(xx) is asserted, then channel xx is cleared.
- Read and Clear if CSR(11h) Bit(xx) is set, then channel xx is cleared after a Block Transfer Read.

SCALER TEST	To perform stand-alone tests without external signal sources, CSR(0) contains two bits: AD(06)/AD(22) ⇒ enable/disable test mode AD(07) ⇒ generate test-increment on Bit 0 and Bit 16 channel 0-31 during CSR(0) write. In combination with selective count-enable and selective clear, proper operation of all channels can be verified "off-line" (even if input signals are connected). Attention: If count-enable is logical 0, only test increment on bit 0 is inhibited.
FASTBUS INTERFACE	The module conforms to FASTBUS Spec. dated December 83 (US NIM). For information about implemented slave functions see next chapter.
FRONT PANEL INDICATOR	"CONN" is active when the module is a connected Slave (without mono-stable stretching).
FASTBUS CONTROL	
ADDRESSING MODES:	
A primary address connection can be established either by GEOGRAPHICAL, LOGICAL or BROADCAST (general & class-N) addressing mode. The module contains two independent NTA-registers for DSR and CSR-space, each 5 bits wide. These NTA-registers are loaded at primary address time if logical addressing is performed or during a secondary address write cycle. During Block transfer-Read the DSR-NTA is used as an autoincremented address pointer.	
Invalid addressing results in SS=7 response either on AK(u) (logical) or on DK(u) (secondary address write).	
BROADCAST FUNCTIONS:	
A 16 bit Broadcast Class register is provided. Modules which recognize General Broadcast or their Broadcast Class connect to a master without generating AK-Handshake. The module will execute subsequent datacycles (only CSR write cycles recommended). This permits selected groups of modules to perform simultaneous control or test operations.	
DATA CYCLES:	
The module supports types of datacycles as follows:	
Random read/write CSR	
Secondary address read/write CSR	
Random read/write DSR	
Secondary address read/write DSR	
Block handshake read DSR	
(Block pipelined read DSR) not recommended	
Un-supported datacycles result in SS=6 responses.	
Blocktransfer address 31 results in SS=2 response.	
Un-implemented secondary addresses result in SS=7 responses.	

CSR SPACE REGISTER

CSR(0) R/W

Module identifier on AD(31:16) \Rightarrow 6823 hex

\Rightarrow 26674 dec

\Rightarrow 64062 oct

Enable/disable logical address \Rightarrow AD(01)/AD(17)

Enable/disable test-mode \Rightarrow AD(06)/AD(22)

Increment channel 0-31 upper and lower 16bits only
if testmode is enabled \Rightarrow AD(07)

General clear \Rightarrow AD(30)

Reset channel 031 \Rightarrow AD(31)

Logical address register \Rightarrow AD(31:05)

Broadcast classN register \Rightarrow AD(15:00)

Selective clear of scaler \Rightarrow AD(31:00)

Asserting AD(xx) during write clears channel xx.

Selective Read & Clear register \Rightarrow AD(31:00)

If register bit (xx)=1, then channel xx is reset at the end of a block transfer read (DSR).

Selective count enable register \Rightarrow AD(31:00)

If register bit(xx)=1, then channel xx is prepared to count.
ANDcondition with common frontpanel-signal.

DSR SPACE

DSR(0) RO

Read scaler channel 0 \Rightarrow AD (31:00)

*

*

DSR(31) RO

Read scaler channel 31 \Rightarrow AD (31:00)

INITIALISATION

GENERAL CLEAR

Power on +

RB .and. .not BH +

Write CSR(0) AD(30)


General clear resets CSR register 7,11h,12h and scaler channels 0-31.

General clear disables logical address, testmode

Common front panel signal +

Write CSR(0) AD(31)

SCALER CLEAR



CONNECTOR PINOUT

1. FASTBUS Connector

— see FB-specification

2. Connector ST0/15 'Input channel 0-15'

Pin#	Signal	Pin#
act. high 1	Inputchannel 0	2 act. low ECL
act. high 3	Inputchannel 1	4 act. low ECL
act. high 5	Inputchannel 2	6 act. low ECL
act. high 7	Inputchannel 3	8 act. low ECL
act. high 9	Inputchannel 4	10 act. low ECL
*		
*		
act. high 31	Inputchannel 15	32 act. low ECL
33	GND	34

3. Connector ST16/31 'Input channel 16-31'


Pin#	Signal	Pin#
act. high 1	Inputchannel 16	2 act. low ECL
act. high 3	Inputchannel 17	4 act. low ECL
act. high 5	Inputchannel 18	6 act. low ECL
act. high 7	Inputchannel 19	8 act. low ECL
act. high 9	Inputchannel 20	10 act. low ECL
*		
*		
act. high 31	Inputchannel 31	32 act. low ECL
33	GND	34

4. Connector ST3 'Count enable'

Pin#	Signal	Pin#
act. high 1	Count enable	2 act. low ECL
act. high 3	GND	4 act. low ECL
act. high 5	GND	6 act. low ECL
act. high 7	Not connected	8 act. low ECL
act. high 9	Not connected	10 act. low ECL

5. Connector ST4 'Clear scaler'

Pin#	Signal	Pin#
act. high 1	Clear scaler	2 act. low ECL
act. high 3	GND	4 act. low ECL
act. high 5	GND	6 act. low ECL
act. high 7	Not connected	8 act. low ECL
act. high 9	NOt connected	10 act. low ECL



PAL12H6

STR200 100MHZ SCALER
PAL1 VERSION 2

DR. B. STRUCK COMPANY
R OELSCHLAEGER 29/ 1/85

GA AK MS0 MSI MS2 AS ASDEL EG RD GND
LOG LOGDEL CKGEO LDNTA CKLOG CKCSR CLRGEQ DGEQ RESALL VCC

DGEQ = /RD*/MS1*/MS2*/GA
CKGEO = EG* ASDEL */AK
CLRGEQ = AS
CKCSR = ASDEL*/AK
CKLOG = ASDEL*/AK*/EG
LDNTA = LOG*, LOGDEL

DESCRIPTION

THIS PAL GENERATES CLOCK AND D-INPUTS FOR ADDRESS RECOGNITION
STR200 100MHZ SCALER

PAL14H4

STR200 100MHZ SCALER
PAL2 VERSION 2

DR B STRUCK COMPANY
R OELSCHLAEGER 29/ 1/85

CLASS AK ENLOG MSI MS2 ADD NC ADD2 RD GND
EQ1 EQ2 EQ3 NC NC DBRCST DLOG EQ4 ADD VCC

DLOG = /RD*/MS1*/MS2* ENLOG * /EQ1 * /EQ2 * /EQ3 * /EQ4
DBRCST = /RD* MS1*/MS2* ADD * /ADD2 * /ADD3 +
/RD* MS1*/MS2* ADD * /ADD3 * ADD * /CLASS

DESCRIPTION

THIS PAL GENERATES D-INPUTS FOR SELECT FLIPFLOPS LOGICAL AND
BROADCAST

PAL12H6

STR200 100MHZ SCALER
PAL3 VERSION 3

DR B STRUCK COMPANY
R OELSCHLAEGER 29/ 1/85

LDNTA CER LOG BRGST SECWC LDNTA SECWD BDS GND
CLR NC IAKN CLSGET LDNTAD LDNTAC RDRQ SEL DSDEL VCC

SCL = GEO + LOG + BRGST
IAKN = GEO*CER +
LOG*CER +
LOG*CER*LDNTA +
GEO*CER*LDNTA
RDRQ = GEO + LOG
LDNTAC = CER*LDNTA + /SECWC*/DSDEL
LDNTAD = /CER*LDNTA + /SECWD*/DSDEL
CLSGET = /BDS*CLR

DESCRIPTION

THIS PAL GENERATES SIGNALS STEERING ADDRESSING PART
OF THE SCALER

PAL16L2

STR200 100MHZ SCALER
PAL4 VERSION 3

DR B STRUCK COMPANY
R OELSCHLAEGER 21/10/84

NC NC NC NVA AD4 AD0 AE1 AE2 AD3 GND
NC NC NC NC NVACSR NVCS1 NC NC NC VCC

/INVACSR = /NVA*/AD0*/AD1*/AD2*/AD3*/AD4 +
/NVA*/AD0*/AD1*/AD2*/AD3*/AD4 +
/NVA*/AD0*/AD1*/AD2*/AD3*/AD4 +
/NVA*/AD3*/AD1*/AD2*/AD3*/AD4 +
/NVA*/AD0*/AD1*/AD2*/AD3*/AD4 +
/NVA*/AD0*/AD1*/AD2*/AD3*/AD4

/NVCS1 = /AD0*/AD1*/AD2*/AD3*/AD4 +
AD0* AE1*/AD2*/AD3*/AD4 +
AD0* AD1*/AD2*/AD3*/AD4 +
/AD0*/AD1*/AD2*/AD3*/AD4 +
AD0*/AD1*/AD2*/AD3*/AD4 +
/AD0*/AD1*/AD2*/AD3*/AD4

DESCRIPTION

THIS PAL DECODES ADDRESS LINES TO GENERATE NON VALID ADDRESSES
CSR SPACE

PAL16L2

STR200 100MHZ SCALER
PAL5 VERSION 2

DR B STRUCK COMPANY
R OELSCHLAEGER 30/01/85

SECRET SECROD CSR MWD S57 SECWC NVC SECWD NC GND
NC NC NC NC NC S57 NC NC NC VCC

/S57 = S57T/CSE +
/SECWD/MWD +
/SECWC/NVC +
/SECWD/MWD +
/SECWC/NVC

DESCRIPTION

THIS PAL GENERATES INTERNAL S57 RESPONSE

PAL16L2

STR200 100MHZ SCALER
PAL6 VERSION 1

DR B STRUCK COMPANY
R OELSCHLAEGER 21/10/84

AD16 AD17 AD18 AD19 AD20 AD21 AD22 AD23 AD24 GND
AD25 AE26 AD27 AE28 NC ZERO AE29 AD30 AD31 VCC

/ZERO = /AD16*/AD17*/AD18*/AD19*/AD20*/AD21*/AD22*/AD23*/AD24
/AD25/AD26*/AD27*/AD28*/AD29*/AD30*/AD31

DESCRIPTION

THIS PAL CHECKS AD 131-161 FOR ZERO

PAL1622
STR200 100MHZ SCALER DR B STRUCK COMPANY
PAL7 VERSION 1 R OELSCHLAEGER 21/10/84

ZERO NC NC AD3 AD4 AD5 AD6 AD7 AD8 GND
AD9 AD10 AD11 AD12 NC VLID AD13 AD14 AD15 VCC

/VLID = /AD5 * /AD6 * /AD7 * /AD8 * /AD9 * /AD10 * /AD11 * /AD12 * /AD13
* /AD14 * /AD15 * /ZERO

DESCRIPTION
THIS PAL CHECKS AD 131:051 FOR ZERO

PAL166
STR200 100MHZ SCALER DR I STRUCK COMPANY
PAL8 VERSION 2 R OELSCHLAEGER 21/10/84

BDSDEL BDS SEL MS0 AS RECALL DSR MS1 RD GND
BLOCK NC SETPIP SETSEL EDS DOST CLKEND CLRBL CLRBLI VCC

/BDS = BDS*SEL
/BDSR = SEL*BDS*/BDSDEL*BLOCK +
SEL* /BDS*BDSDEL*BLOCK
/CLRBL = SEL*BDS*BDSDEL*/MS0 +
/MS +
/REFADD +
/SETBL = SEL*BDS*/BDSDEL*MS0*DSR* RD
/SETPIP = SEL*BDS*/BDSDEL*MS0*MS1*DSR
/CLKEND = BLOCK* /CLRBLI
DESCRIPTION
THIS PAL GENERATES SIGNALS DUE TO DATACYCLES

PAL168
STR200 100MHZ SCALER DR B STRUCK COMPANY
PAL9 VERSION 2 R OELSCHLAEGER 21/10/84

DS LMS0 LMS1 LMS2 LRD DSR BLOCK BRCST DSDEL GND
NC TDK SECWD SECWD SECWRD SECWRD WRC RDC RDC VCC

/RDD = /DS*/LMS0*/LMS1*/LMS2*LRD*DSR + BLOCK
/REC = /DS*/LMS0*/LMS1*/LMS2*LRD*/DSR
/TDK = /DSDEL+ BRCST
/WRC = /DS*/DSDEL*/LMS0*/LMS1*/LMS2*/LRD*/DSR
/SECWRD = /DS * LMS0* LMS1* LMS2* LRD* DSR
/SECWRD = /DS * LMS0* LMS1* LMS2* LRD* DSR
/SECWD = /DS * LMS0* LMS1* LMS2* LRD* DSR
/SECWD = /DS * LMS0* LMS1* LMS2* LRD* DSR

DESCRIPTION
THIS PAL GENERATES DATACYCLE SIGNALS

PAL1613

STR200 100MHZ SCALER
PAL10 VERSION 1

DR B STRUCK COMPANY
R CELSCHLAEGER 21/10/84

DS LMS0 LMS1 LMS2 LRD DSR BLOCK ENDBL NVD GND
NVC NC NC SS2 SS6 NC NC NC VCC

/SS6 = /DS * LMS2 +
/DS * /DSR * LMS0 */LMS1 * /LMS2 +
/DS * /DSR * LMS0 * LMS1 * /LMS2 +
/DS * DSR * /LMS0 */LMS1 * /LMS2 * /LRD +
/DS * NVC * /DSR +
/DS * NVD * DSR

/SS7 = BLOCK*ENDBI

DESCRIPTION

THIS PAL GENERATES SS RESPONSES DURING DATA CYCLES

PAL1614

STR200 100MHZ SCALER
PAL11 VERSION 2

DR B STRUCK COMPANY
R CELSCHLAEGER 21/10/84

WRC NTC0 NTC1 NTC2 NTC3 NTC4 RDC NC NC GND
NC NC NC NC RDC12 RDC11 RDC7 RDC3 RDC0 VCC

/RDC0 = /RDC * /NTC0*/NTC1*/NTC2*/NTC3*/NTC4
/RDC3 = /RDC * NTC0* NTC1*/NTC2*/NTC3*/NTC4
/RDC7 = /RDC * NTC0* NTC1* NTC2*/NTC3*/NTC4
/RDC11 = /RDC * NTC0*/NTC1*/NTC2*/NTC3* NTC4
/RDC12 = /RDC * /NTC0* NTC1*/NTC2*/NTC3* NTC4

DESCRIPTION

THIS PAL GENERATES CSR READ CYCLES

PAL1615

STR200 100MHZ SCALER
PAL12 VERSION 2

DR B STRUCK COMPANY
R CELSCHLAEGER 21/10/84

WRC NTC0 NTC1 NTC2 NTC3 NTC4 PIPE BWT NL GND
NC NC LDW WRC12 WRC11 WRC10 WRC7 WRC3 WRC0 VCC

/WRC0 = /WRC * NTC0*/NTC1*/NTC2*/NTC3*/NTC4
/WRC3 = /WRC * NTC0* NTC1*/NTC2*/NTC3*/NTC4
/WRC7 = /WRC * NTC0* NTC1* NTC2*/NTC3*/NTC4
/WRC10 = /WRC * /NTC0*/NTC1*/NTC2*/NTC3* NTC4
/WRC11 = /WRC * NTC0*/NTC1*/NTC2*/NTC3* NTC4
/WRC12 = /WRC * /NTC0* NTC1*/NTC2*/NTC3* NTC4
/LDW = /BWT + PIPE

DESCRIPTION

THIS PAL GENERATES WRITE CYCLES CSR SPACE AND CONTROL SIGNAL FOR WAIT LATCH

PAL14L4
STR200 100MHZ SCALER
PAL13 VERSION 1 DR B STRUCK COMPANY
R OELSCHLAEGER 21/10/84

AD0 AD1 AD2 AD3 RSD RSI RS2 RS3 NC GND
CLNT WRC10 CLBC CL3 CL2 CL1 CL0 NC NC VCC

/CL0 = /CLNT + /WRC10*AD0 + /CLBC* RSD
/CL1 = /CLNT + /WRC10*AD1 + /CLBC* RSI
/CL2 = /CLNT + /WRC10*AD2 + /CLBC* RS2
/CL3 = /CLNT + /WRC10*AD3 + /CLBC* RS3

DESCRIPTION

THIS PAL GENERATES CLEAR PULSES FOR SCALER CHANNELS

PAL11L6
STR200 100MHZ SCALER DR B STRUCK COMPANY
PAL14 VERSION 2 R OELSCHLAEGER 21/10/84

RB BH PON WRC0 AD30 AD31 AD7 EXTCLR NC GND
NC NC CLCNT IMC CLEC NC RESPRT RESALLI VCC

/CLCNT = AD31*/WRC0 + /RESALLI + EXTCLR
/RESALLI = /PON + /BH*RB + /WRC0*AD30
/CLBC = /PON + /WRC0*AD30
/IMC = /WRC0*AD7
/RESPRT = /PON + /BH*RB

DESCRIPTION

THIS PAL GENERATES RESET SIGNALS AND TESTINCREMENT SIGNAL

PAL12L6
STR200 100MHZ SCALER DR. B. STRUCK COMPANY
PAL13 VERSION 1 R OELSCHLAEGER 21/10/84

RDC11 RDC11 RDC7 RDC3 SECRRDD SECRRDC RDC RDD RDC0 GND
NC NC NC EN1631 EN815 EN67 NC NC VCC

/EN67 = RDD*REC*SECRRDC*SECRRDD
/EN815 = RDD*RDC3*RDC7*RDC11*RDC11
/EN1631 = RDD*RDC0*RDC11*RDC11*RDC3

DESCRIPTION

THIS PAL GENERATES ENABLE SIGNALS FOR FASTBUS READ BUFFERS

PAL15H6
VERSION 1 R OELSCHLAEGER
FB SCALER PAL IN COUNT CHANNEL


NC ADEL A RG NC BDEL 3 NC NC GND
NC GNTB1 CNTB CLKB STRB STRA CLKKA GNTA GNTAI VCC


CLKA = /A*ADEL
CLKB = /B*BDEL
GNTA = RO*A + RO*/ADEL + RO*GNTAI
CNTB = RO*B + RO*/BDEL + RO*GNTB1
STRA = GNTB1
STRB = GNTB1


DESCRIPTION

THIS PAL IS STEERING THE SHADOW REGISTER OF ONE SCALER CHANNEL
STR200 100 MHZ FB SCALER 32 BIT

**Component Layout
STR200**








DR.B.STRUCK
2000 TANGSTEDT
W.GERMANY
2/85


STR200 FB-SCALER
DATA CYCLE LOGIC
BLATT 2




DR.STRUCK
2800 TANGERHUTTE
W.GERMANY
R.DEL. 12/84

STR 200
SELECTIVE CLEAR-LOGIC & CSRII
SELECTIVE COUNT ENABLE REGISTER CIRCUIT

Sheet 3 of 7





DR.STRUCK	STR200 SCALER
2000 TANGSTEDT	V.GERMANY
CSR0, CSR7 RESET LOGIC	
R.OEL 12/84	SHEET 4



DR.B.STRUCK
2000 TANGSTEDT
W.GERMANY
HAE 1/85

STR200 FB-SCALER
DATABUFFER-FASTBUS





STR 200
Scaler
4 of 32 channels
Sheet 7