

Technical Manual

STR200

FASTBUS Scaler Module

Version:.....

Serial Number:.....



STRUCK

STR200

FASTBUS SCALER MODULE

This single-width, four layer Module is a FASTBUS implementation of a general-purpose multichannel pulse counter, as needed for data acquisition and control tasks in HEP experiments. The STR200 accepts pulses via two front panel ECL ports, using standard differential ECL levels with a popular 34 pin connector pin layout.

MODULE FEATURES

CHANNELS PER MODULE

The STR200 contains 32 independent scaler channels.

CHANNEL RANGE

Each channel provides 32 bits of scaling. (Due to its large range the module does not handle any overflow.)

SCALER FUNCTION

Up-counter without preset.

INPUT RATE

The scaler responds to pulses from DC up to 100MHz.

INPUT LEVEL

Two front panel ECL ports are employed to accept 32 input sources using standard differential ECL level, 100 Ohm impedance (high impedance by a simple user option). Plugging a cable into the scaler with a logical 0 signal does not generate a count. NIM input level on request.

COUNT-ENABLE

Each scaler channel is controlled by an individual count-enable condition, which is generated by a logical AND of a common external count-enable, and one corresponding bit from CSR Register 12hex.

One separate front panel connector is employed to accept the common count-enable using differential ECL-level.

Assert false level $\Rightarrow$ counting is inhibited

Assert true level $\Rightarrow$ counting is only enabled if CSR(23h) bits are also set

If no signal present $\Rightarrow$ counting is enabled.

READ-ON-FLY

The module has read-on-fly capability (i.e. counters with "shadow" registers). Only the upper 24 bits are assumed to be valid during a read-on-fly; the lower four bits may be in transition. However, if no input pulses are asserted during a read then all 32 bits are valid. No counts are missed due to read-on-fly.

SCALER CLEAR

Each scaler channel can be cleared by an individual clear condition that is generated by a logical OR of seven signal sources:

- Front panel FAST CLEAR (differential. ECL 25ns) common for channels 0-31
- FASTBUS RB*/BH condition common for channels 0-31
- Power on condition common for channels 0-31
- CSR(=) Write AD(30) (=general clear module) common for channels 0-31
- CSR(0) Write AD(31) (=clear scaler only) common for channels 0-31
- CSR(10h) Write: if AD(xx) is asserted, then channel xx is cleared.
- Read and Clear if CSR(11h) Bit(xx) is set, then channel xx is cleared after a Block Transfer Read.

SCALER TEST	To perform stand-alone tests without external signal sources, CSR(0) contains two bits: AD(06)/AD(22) ⇒ enable/disable test mode AD(07) ⇒ generate test-increment on Bit 0 and Bit 16 channel 0-31 during CSR(0) write. In combination with selective count-enable and selective clear, proper operation of all channels can be verified "off-line" (even if input signals are connected). Attention: If count-enable is logical 0, only test increment on bit 0 is inhibited.
FASTBUS INTERFACE	The module conforms to FASTBUS Spec. dated December 83 (US NIM). For information about implemented slave functions see next chapter.
FRONT PANEL INDICATOR	"CONN" is active when the module is a connected Slave (without mono-stable stretching).

FASTBUS CONTROL

ADDRESSING MODES:

A primary address connection can be established either by GEOGRAPHICAL, LOGICAL or BROADCAST (general & class-N) addressing mode. The module contains two independent NTA-registers for DSR and CSR-space, each 5 bits wide. These NTA-registers are loaded at primary address time if logical addressing is performed or during a secondary address write cycle. During Block transfer-Read the DSR-NTA is used as an autoincremented address pointer.

Invalid addressing results in SS=7 response either on AK(u) (logical) or on DK(u) (secondary address write).

BROADCAST FUNCTIONS:

A 16 bit Broadcast Class register is provided. Modules which recognize General Broadcast or their Broadcast Class connect to a master without generating AK-Handshake. The module will execute subsequent datacycles (only CSR write cycles recommended). This permits selected groups of modules to perform simultaneous control or test operations.

DATA CYCLES:

The module supports types of datacycles as follows:

Random read/write CSR

Secondary address read/write CSR

Random read/write DSR

Secondary address read/write DSR

Block handshake read DSR

(Block pipelined read DSR) not recommended


Un-supported datacycles result in SS=6 responses.

Blocktransfer address 31 results in SS=2 response.

Un-implemented secondary addresses result in SS=7 responses.

CSR SPACE REGISTER

CSR(0) R/W	Module identifier on AD(31:16) ⇒ 6823 hex ⇒ 26674 dec ⇒ 64062 oct Enable/disable logical address ⇒ AD(01)/AD(17) Enable/disable test-mode ⇒ AD(06)/AD(22) Increment channel 0-31 upper and lower 16bits only if testmode is enabled ⇒ AD(07) General clear ⇒ AD(30) Reset channel 031 ⇒ AD(31)
CSR(3) R/W	Logical address register ⇒ AD(31:05)
CSR(7) R/W	Broadcast classN register ⇒ AD(15:00)
CSR(10h) WO	Selective clear of scaler ⇒ AD(31:00) Asserting AD(xx) during write clears channel xx.
CSR(11h) R/W	Selective Read & Clear register ⇒ AD(31:00) If register bit (xx)=1, then channel xx is reset at the end of a block transfer read (DSR).
CSR(12h) R/W	Selective count enable register ⇒ AD(31:00) If register bit(xx)=1, then channel xx is prepared to count. ANDcondition with common frontpanel-signal.
DSR SPACE	
DSR(0) RO	Read scaler channel 0 ⇒ AD (31:00)
*	
*	
DSR(31) RO	Read scaler channel 31 ⇒ AD (31:00)
INITIALISATION	
GENERAL CLEAR	Power on + RB .and. .not BH + Write CSR(0) AD(30) General clear resets CSR register 7,11h,12h and scaler channels 0-31. General clear disables logical address, testmode
SCALER CLEAR	Common front panel signal + Write CSR(0) AD(31)



CONNECTOR PINOUT

1. FASTBUS Connector

— see FB-specification

2. Connector ST0/15 'Input channel 0-15'

Pin#	Signal	Pin#
act. high 1	Inputchannel 0	2 act. low ECL
act. high 3	Inputchannel 1	4 act. low ECL
act. high 5	Inputchannel 2	6 act. low ECL
act. high 7	Inputchannel 3	8 act. low ECL
act. high 9	Inputchannel 4	10 act. low ECL
*		
*		
act. high 31	Inputchannel 15	32 act. low ECL
33	GND	34

3. Connector ST16/31 'Input channel 16-31'


Pin#	Signal	Pin#
act. high 1	Inputchannel 16	2 act. low ECL
act. high 3	Inputchannel 17	4 act. low ECL
act. high 5	Inputchannel 18	6 act. low ECL
act. high 7	Inputchannel 19	8 act. low ECL
act. high 9	Inputchannel 20	10 act. low ECL
*		
*		
act. high 31	Inputchannel 31	32 act. low ECL
33	GND	34

4. Connector ST3 'Count enable'

Pin#	Signal	Pin#
act. high 1	Count enable	2 act. low ECL
act. high 3	GND	4 act. low ECL
act. high 5	GND	6 act. low ECL
act. high 7	Not connected	8 act. low ECL
act. high 9	Not connected	10 act. low ECL

5. Connector ST4 'Clear scaler'

Pin#	Signal	Pin#
act. high 1	Clear scaler	2 act. low ECL
act. high 3	GND	4 act. low ECL
act. high 5	GND	6 act. low ECL
act. high 7	Not connected	8 act. low ECL
act. high 9	NOt connected	10 act. low ECL



PAL12H6

STR200 100MHZ SCALER

PAL1 VERSION 2

DR. B. STRUCK COMPANY

R. OELSCHLAEGER 29/ 1/85

GA AK MS0 MS1 MS2 AS ABDEL EG RD GND

LOG LOGDEL CKGEO LDNTA CKLOG CKCSR CLRGEO DGEO RESALL VCC

DGEO = /RD*/MS1*/MS2*/GA

CKGEO = EG* ABDEL */AK

CLRGEO = AS

CKCSR = ABDEL*/AK

CKLOG = ABDEL*/AK*/EG

LDNTA = LOG*, LOGDEL

DESCRIPTION

THIS PAL GENERATES CLOCK AND D-INPUTS FOR ADDRESS RECOGNITION
STR200 100MHZ SCALER

PAL14H4

STR200 100MHZ SCALER

PAL2 VERSION 2

DR. B. STRUCK COMPANY

R. OELSCHLAEGER 29/ 1/85

CLASS AK ENLOG MS1 MS2 AD0 NC AD2 RD GND

EQ1 EQ2 EQ3 NC NC DEROCST DLOG EQ4 AD3 VCC

DLOG = /RD*/MS1*/MS2* ENLOG * /EQ1 */EQ2 */EQ3 */EQ4

DEROCST = /RD* MS1*/MS2* AD0 * /AD3 */AD2 +
/RD* MS1*/MS2* AD0 * /AD3 * AD2 */CLASS

DESCRIPTION

THIS PAL GENERATES D-INPUTS FOR SELECT FLIPFLOPS LOGICAL AND
BROADCAST

PAL11H6

STR200 100MHZ SCALER

PAL3 VERSION 3

DR. B. STRUCK COMPANY

R. OELSCHLAEGER 29/ 1/85

LDNTA CCR CSR LOG BRDST SECWC LDNTA SECWD SDS GND

CLR NC IAKN CLSSET LDNTAD LDNTAC RDRQ SEL DSDEL VCC

SEL = GEO + LOG + BRDST

IAKN = GEO*CSR +
LOG*CSR +
LOG*CSR*LDNTA +
GEO*/CSR*LDNTA

RDRQ = GEO + LOG

LDNTAC = CSR*LDNTA + /SECWC*/DSDEL

LDNTAD = /CSR*LDNTA + /SECWD*/DSDEL

CLSSET = /SDS*CLR

DESCRIPTION

THIS PAL GENERATES SIGNALS STEERING ADDRESSING PART
OF THE SCALER

PAL16L2

STR200 100MHZ SCALER

PAL4 VERSION 3

DR B STRUCK COMPANY

R. OELSCHLAEGER 21/10/84

NC NC NC NVA AD4 AD0 AD1 AD2 AD3 GND
NC NC NC NC NVACSR NVCS1 NC NC NC VCC

/NVACSR = /NVA*/AD0*/AD1*/AD2*/AD3*/AD4 +
/NVA* AD0* AD1*/AD2*/AD3*/AD4 +
/NVA* AD0* AD1* AD2*/AD3*/AD4 +
/NVA*/AD0*/AD1*/AD2*/AD3* AD4 +
/NVA* AD0*/AD1*/AD2*/AD3* AD4 +
/NVA*/AD0* AD1*/AD2*/AD3* AD4

/NVCS1 = /AD0*/AD1*/AD2*/AD3*/AD4 +
AD0* AD1*/AD2*/AD3*/AD4 +
AD0* AD1* AD2*/AD3*/AD4 +
/AD0*/AD1*/AD2*/AD3* AD4 +
AD0*/AD1*/AD2*/AD3* AD4 +
/AD0* AD1*/AD2*/AD3* AD4

DESCRIPTION

THIS PAL DECODES ADDRESS LINES TO GENERATE NON VALID ADDRESSES
CER SPACE

PAL16L2

STR200 100MHZ SCALER

PAL3 VERSION 2

DR B STRUCK COMPANY

R. OELSCHLAEGER 30/01/85

SEC0D SEC0DC CER MVD SS0T SS0WC NVC SEC0D NC GND
NC NC NC NC NC SS0 NC NC NC VCC

/SS0 = SS0T/CER +
SEC0D/MVD +
/SEC0D/NVC +
/SEC0D/MVD +
/SEC0D/MVD +
/SEC0D/MVD

DESCRIPTION

THIS PAL GENERATES INTERNAL SS0 RESPONSE

PAL16L2

STR200 100MHZ SCALER

PAL3 VERSION 1

DR B STRUCK COMPANY

R. OELSCHLAEGER 21/10/84

AD16 AD17 AD18 AD19 AD20 AD21 AD22 AD23 AD24 GND
AD25 AD26 AD27 AD28 NC ZERO AD29 AD30 AD31 VCC

/ZERO = /AD16*/AD17*/AD18*/AD19*/AD20*/AD21*/AD22*/AD23*/AD24
/AD25/AD26*/AD27*/AD28*/AD29*/AD30*/AD31

DESCRIPTION

THIS PAL CHECKS AD 031-131 FOR ZERO

```

PAL1612
STR200 100MHZ SCALER                                DR B STRUCK COMPANY
PAL7 VERSION 1                                       R OELSCHLAEGER    21/10/84

ZERO NC      NC      AD3  AD4  AD5  AD6  AD7  AD8  GND
AD9  AD10 AD11 AD12 NC VLIID AD13 AD14 AD15 VCC

/VLIID = /AD5 */AD6 */AD7 */AD8 */AD9 */AD10*/AD11*/AD12*/AD13
        */AD14*/AD15*/ZERO

```

```

DESCRIPTION
THIS PAL CHECKS AD 13:051 FOR ZERO

```

```

PAL1613
STR200 100MHZ SCALER                                DR L STRUCK COMPANY
PAL8 VERSION 2                                       R OELSCHLAEGER    21/10/84

```

```

BDSDEL BDS SEL MS0 AS RECALL DSR MS1 RD GND
BLOCK NC SETPIP SETEL BDS      DDST BLKEND CLRBL CLRELI VCC

```

```

/DDS      =BDS*SEL
/DDST      =SEL*BDS*/BDSDEL*BLOCK +
            SEL*/BDS*BDSDEL*BLOCK
/CLRBL     =SEL*/BDS*BDSDEL*/MS0 +
            /AS
            /RECALL
/SETEL     =SEL*BDS*/BDSDEL*MS0*DSR* RD
/SETPIP    =SEL*BDS*/BDSDEL*MS0*MS1*DSR
/BLKEND    =BLOCK*/CLRBL

```

```

DESCRIPTION
THIS PAL GENERATES SIGNALS DUE TO DATACYCLES

```

```

PAL1614
STR200 100MHZ SCALER                                DR B STRUCK COMPANY
PAL9 VERSION 2                                       R OELSCHLAEGER    21/10/84

```

```

DS LMS0 LMS1 LMS2 LRD DSR BLOCK BRDST DSDEL GND
NC LK SECWC SECWD SECRC SECRCO WRC RDC RDC VCC

```

```

/LRD      =/DS*/LMS0*/LMS1*/LMS2*LRD*DSR + BLOCK
/RDC      =/DS*/LMS0*/LMS1*/LMS2*LRD*/DSR
/LK       = /DSDEL* BRDST
/WRC      =/DS*/DSDEL*/LMS0*/LMS1*/LMS2*/LRD*/DSR
/SECRCO   =/DS      */LMS0* LMS1*/LMS2* LRD* DSR
/SECRC    =/DS      */LMS0* LMS1*/LMS2* LRD*/DSR
/SECWL    =/DS      */LMS0* LMS1*/LMS2*/LRD* DSR
/SECWC    =/DS      */LMS0* LMS1*/LMS2*/LRD*/DSR

```

```

DESCRIPTION
THIS PAL GENERATES DATACYCLE SIGNALS

```

PAL1613

STR200 100MHZ SCALER

DR B STRUCK COMPANY

PAL10 VERSION 1

R GELSCHLAEGER 21/10/84

DS LMS0 LMS1 LMS2 LRD DSR BLOCK ENDBL NVD GND
NVC NC NC NC SS2 SS6 NC NC NC VCC

/SS6 = /DS * LMS2 +
/DS * /DSR * LMS0 */LMS1 * /LMS2 +
/DS * /DSR * LMS0 * LMS1 * /LMS2 +
/DS * DSR * /LMS0 */LMS1 * /LMS2 * /LRD +
/DS * NVC * /DSR +
/DS * NVD * DSR

/SS7 = BLOCK*ENDBL

DESCRIPTION

THIS PAL GENERATES SS RESPONSES DURING DATACYCLES

PAL1614

STR200 100MHZ SCALER

DR B STRUCK COMPANY

PAL11 VERSION 2

R GELSCHLAEGER 21/10/84

WRC NTC0 NTC1 NTC2 NTC3 NTC4 RDC NC NC GND
NC NC NC NC RDC12 RDC11 RDC7 RDC3 RDC0 VCC

/RDC0 = /RDC * /NTC0*/NTC1*/NTC2*/NTC3*/NTC4
/RDC3 = /RDC * NTC0* NTC1*/NTC2*/NTC3*/NTC4
/RDC7 = /RDC * NTC0* NTC1* NTC3*/NTC2*/NTC4
/RDC11 = /RDC * NTC0*/NTC1*/NTC2*/NTC3* NTC4
/RDC12 = /RDC * /NTC0* NTC1*/NTC2*/NTC3* NTC4

DESCRIPTION

THIS PAL GENERATES RDC READ CYCLES

PAL1618

STR200 100MHZ SCALER

DR B STRUCK COMPANY

PAL12 VERSION 2

R GELSCHLAEGER 21/10/84

WRC NTC0 NTC1 NTC2 NTC3 NTC4 PIPE BWT NL GND
NC NC LDW WRC12 WRC11 WRC10 WRC7 WRC3 WRC0 VCC

/WRC0 = /WRC */NTC0*/NTC1*/NTC2*/NTC3*/NTC4
/WRC3 = /WRC * NTC0* NTC1*/NTC2*/NTC3*/NTC4
/WRC7 = /WRC * NTC0* NTC1* NTC3*/NTC2*/NTC4
/WRC10 = /WRC */NTC0*/NTC1*/NTC2*/NTC3* NTC4
/WRC11 = /WRC * NTC0*/NTC1*/NTC2*/NTC3* NTC4
/WRC12 = /WRC */NTC0* NTC1*/NTC2*/NTC3* NTC4
/LDW = /BWT + PIPE

DESCRIPTION

THIS PAL GENERATES WRITE CYCLES CSR SPACE AND CONTROL SIGNAL
FOR WAIT LATCH

PAL14L4

STR100 100MHZ SCALER

PAL13 VERSION 1

DR. E. STRUCK COMPANY

R. OELSCHLAEGER 21/10/84

AD0 AD1 AD2 AD3 RS0 RS1 RS2 RS3 NC GND
CLNT WRC10 CLBC CL3 CL2 CL1 CL0 NC NC VCC

$$\begin{aligned} /CL0 &= /CLNT + /WRC10*AD0 + /CLBC*RS0 \\ /CL1 &= /CLNT + /WRC10*AD1 + /CLBC*RS1 \\ /CL2 &= /CLNT + /WRC10*AD2 + /CLBC*RS2 \\ /CL3 &= /CLNT + /WRC10*AD3 + /CLBC*RS3 \end{aligned}$$

DESCRIPTION

THIS PAL GENERATES CLEAR PULSES FOR SCALER CHANNELS

PAL12L6

STR100 100MHZ SCALER

PAL14 VERSION 2

DR. E. STRUCK COMPANY

R. OELSCHLAEGER 21/10/84

FB BH PON WRC0 AD30 AD31 AD7 EXTCLR NC GND
NC NC CLNT INC CLBC NC RESFRT RESALL RESALLI VCC

$$\begin{aligned} /CLNT &= AD31*WRC0 + /RESALLI + EXTCLR \\ /RESALL &= /PON + /BH*RB + /WRC0*AD30 \\ /CLBC &= /PON + /WRC0*AD30 \\ /INC &= /WRC0*AD7 \\ /RESFRT &= /PON + /BH*RB \end{aligned}$$

DESCRIPTION

THIS PAL GENERATES RESET SIGNALS AND TESTINCREMENT SIGNAL

PAL12L6

STR100 100MHZ SCALER

PAL16 VERSION 1

DR. E. STRUCK COMPANY

R. OELSCHLAEGER 21/10/84

RDC12 RDC11 RDC7 RDC3 SECRCDD SECRCDC RDC RDD RDC0 GND
NC NC NC NC EN1231 EN117 ENC7 NC NC VCC

$$\begin{aligned} /EN07 &= RDD*RDC*SECRCDC*SECRCDD \\ /EN117 &= RDD*RDC3*RDC7*RDC11*RDC12 \\ /EN1231 &= RDD*RDC0*RDC11*RDC12*RDC3 \end{aligned}$$

DESCRIPTION

THIS PAL GENERATES ENABLE SIGNALS FOR FASTBUS READ BUFFERS

PAL13H4

VERSION 1 R. OELSCHLAEGER

FB SCALER PAL IN COUNT CHANNEL


NC ADEL A RQ NC BDEL B NC NC GND
NC GNTBI GNTB CLKB STRB STRA CLKA GNTA GNTAI VCC


$$\begin{aligned} CLKA &= /A*ADEL \\ CLKB &= /B*BDEL \\ GNTA &= RQ*A + RQ*/ADEL + RQ*GNTAI \\ GNTB &= RQ*B + RQ*/BDEL + RQ*GNTBI \\ STRA &= GNTAI \\ STRB &= GNTBI \end{aligned}$$


DESCRIPTION

THIS PAL IS STEERING THE SHADOW REGISTER OF ONE SCALER CHANNEL
STR100 100 MHZ FB SCALER 32 BIT

Component Layout
STR200



















DR.B.STRUCK
2000 TANGSTEDT
W.GERMANY
2/85

STR200 FB-SCALER
DATA CYCLE LOGIC
BLATT 2










DR.STRUCK	STR200 SCALER
2000 TANGSTEDT	ECL/TTL SHIFTER
V.GERMANY	FASTBUS CONTROL
R.OEL 12/84	SHEET 6



STR200
Scaler
4 of 32 channels
Sheet 7