VMIVME-2210
64-Channel Latching or Momentary Relay Board with BIT

Product Manual

A GE Fanuc Company

12090 South Memorial Parkway
Huntsville, Alabama 35803-3308, USA
(256) 880-0444 ◆ (800) 322-3616 ◆ Fax: (256) 882-0859

500-002210-000 Rev. C

12090 South Memorial Parkway
Huntsville, Alabama 35803-3308, USA
(256) 880-0444 ◆ (800) 322-3616 ◆ Fax: (256) 882-0859

COPYRIGHT AND TRADEMARKS



(I/O man figure)

(IOWorks man figure)

12090 South Memorial Parkway
Huntsville, Alabama 35803-3308, USA
(256) 880-0444 ◆ (800) 322-3616 ◆ Fax: (256) 882-0859

Table of Contents

List of Figures

List of Tables

Overview

Introduction

Features

The VMIVME-2210 is a VMEbus compatible 64-channel relay board. The basic relays used have a latching magnet built into them. This small piece of magnetic material holds the relay in its present state (with or without power) until commanded to change. Some of the board's other features include:

- 1 Form C contacts (SPDT).
- 2.0 A / 60 W contact rating.
- Protection from relays changing during power changes.
- BIT checks the contacts as well as the driving registers.
- 8-, 16-, or 32-bit Data Transfers.
- User selected Short I/O or Standard Data addressing.
- User selected supervisory, nonprivileged, or either access.

Two 96-pin DIN compatible connectors are provided on the board and are accessible from the front panel. Each relay uses one row of pins. The A column connects to the NO (normally open) contact, the B column connects to the NC (normally closed) contact, and the C column connects to the Common contact. This way a 64-conductor cable can be used to switch 1 Form A (SPST) contacts. These are the Normally Open contacts.

Functional Description

The VMIVME-2210 is a digital output board. Writing a logic "one" to a register on the board will activate the associated relay. When a relay is activated, its Normally Open (NO) contacts close and its Normally Closed (NC) contacts open. Writing a logic "zero" to a register will deactivate the relay and its contacts will return to their normal positions.

The VMIVME-2210 consists of VMEbus foundation logic, data output control logic, relays, and BIT (Built-in-Test) logic. The foundation logic conforms to the VMEbus requirements and contains the board select and data steering logic. The data output control logic decodes the desired on-board register the data goes to and stores the data. The relays have their contacts available at the two front panel connectors. The BIT logic tests the Data Output Registers by using a built-in feedback function in the chip. The BIT logic monitors a second set of relay contacts. Thus, BIT can be used to test the relays as well as their driving logic.

Reference Material List

The reader should refer to "The VMEbus Specification" ANSI/IEEE STD1014-1987 IEC 821 and 297 for a detailed explanation of the VMEbus. "The VMEbus Specification" is available from the following source:

the VMEbus. "The VMEbus Specification" is available from the following source:

VMEbus Specification Rev. C. and the VMEbus Handbook

VMEbus International Trade Assoc. (VITA)
7825 East Gelding Dr.
Suite 104
Scottsdale, AZ 85260
(602) 951-8866
(602) 951-0720 (FAX)
www.vita.com

Physical Description and Specification

Refer to Specification 800-002210-000 available from:
VMIC
12090 South Memorial Pkwy.
Huntsville, AL 35803-3308, USA
(256) 880-0444
(800) 322-3616
FAX: (256) 882-0859
www.vmic.com

The following Application and Configuration Guides are available from VMIC to assist the user in the selection, specification, and implementation of systems based on VMIC's products:

Title	Document No.
Digital Input Board Application Guide	825-000000-000
Change-of-State Application Guide	825-000000-002
Digital I/O (with Built-in-Test) Product Line Description	825-000000-003
Connector and I/O Cable Application Guide	825-000000-006

CHAPTER
1

Theory of Operation

Introduction

The VMIVME-2210 is a 64-channel relay output board. To activate a relay, write a "one" to the address and bit position for that output channel. To check on the "health" of the board, read a register and compare this data to the written data. A Board Identification Register (BDID) and a Control and Status Register (CSR) are available to the user for controlling the board.

A block diagram of the board is shown in Figure 1-1 below. The VMIVME-2210 has three basic sections, the foundation logic, the output control logic, and the relays. The foundation logic contains the board address decoder and the data steering logic. The output control logic decodes the on-board registers and places the data in the appropriate register or activates the proper register for read accesses. The relays simply place their contacts on the output connectors that will go to the external circuits being controlled.



Figure 1-1 VMIVME-2210 Block Diagram

Foundation Logic

The foundation logic provides the proper loading to the VMEbus. This is done by the choice of components used in building the board. The foundation logic also decides if this board is to respond to a VMEbus data cycle, steers the data to or from the proper on-board registers, and issues DTACK* to the host CPU.

Address Decoding

The address decoder (shown in Figure 1-2 on page 17) determines when the board will respond to a VMEbus data transfer cycle. The decoder has three address comparators and their associated board address jumpers in header H1. There are two additional jumpers (also part of H1) involved in the decode function. One of them is the Short / Standard Addressing jumper. The other is the Supervisory / Nonprivileged jumper.

The Short / Standard Addressing jumper determines if the upper eight address lines (A23-A16) will be used in the board's base address. When this jumper is not installed, the upper eight address lines are ignored. This puts the board in the A16 or Short I / O address range. If the jumper is installed, the upper eight lines are used. This jumper and the AM2 (or Supervisory / Nonprivileged) jumper determine what address modifier the board will respond to.

The Supervisory / Nonprivileged jumper has two positions. The positions are labeled XTO(AM2) and AM2 + XTO(AM2). Install a jumper in the XTO(AM2) location when the board is to respond to a nonprivileged access only. Install a jumper at the AM2 + XTO(AM2) position when the board is to respond to either nonprivileged or supervisory accesses. If a response is desired for supervisory access only, do not install a jumper in either position. **Do not** install both jumpers. If both jumpers are installed, the AM2 line to the VMEbus backplane will be grounded and the system will not work properly.

The rest of the positions in the header H1 are used to establish the base address of the board. Any installed jumper will set the corresponding address line to a logic low in the comparators. This address line is listed next to the jumper position. If the board is set up for Short I / O accesses, any jumpers installed in the upper eight positions (A(16) through A(23)) are ignored. They do not have to be removed.



Figure 1-2 Board Select Logic

Data Steering and Register Decoding

Once the decoder decides to respond, BD_SEL_H is asserted (driven high). This signal clocks into a register the state of the VMEbus control lines and the four lowest address lines. The outputs of this register are used to decode the internal board functions. The outputs of this decoder (shown in Figure 1-3 on page 18) engage data transceivers, who steer the data to the proper internal register, and clock this data into a register or place data on the Internal Data Bus (IDB), depending upon the type of data cycle.



Figure 1-3 Board Register Decoder and Data Steering Logic

Storing the VMEbus state permits the host to prepare the next transaction while the VMIVME-2210 is still processing the present data cycle. These signals are decoded and the proper register or registers are activated. If a write cycle is in progress, the clock signal will store the data from the VMEbus into the selected register or registers. The clock signal is delayed long enough for the data to move through the steering logic and be present and stable before the register or registers are clocked. During a read cycle, the proper register or registers have their data placed on the IDB and held there until the end of the transfer cycle (when both Data Strobe lines go high).

All of the board's registers can be read from or written to at any time. However, data written to read only registers (the Board ID Register and the Relay Contact Registers) will be lost. The Control and Status Register (CSR) contains control lines that determine what relay drivers are active. The BDID and CSR will be discussed in more detail in the next section.

Once the board determines it is to respond to a bus cycle, 150 nsec (nanoseconds) later DTACK* is asserted (driven low). This tells the host when the board is done with the data. The host withdraws its Data Strobes by driving them high. The VMIVME-2210 sees this and rearms its board select logic and waits for the next data cycle.

Board ID and Control and Status Registers

The Board ID (BDID) is a read only register located at the base address of the board. It has a fixed value of 1BXX HEX. The XX part of this word is not driven by the board and the user should ignore what is read here. The BDID is used by system software to identify the boards in a system for automatic system configuration. If data is written to this address, the board will respond with DTACK*, but the data will not be stored.

The Control and Status Register (CSR) is located at the next word location. Figure 1-4 below shows the BDID and the CSR circuitry. The upper three bits (see Chapter 3 for more details) are used by the board and the rest are ignored. The most significant bit (bit 15) belowcontrols the Front Panel Fail LED. When this bit is low the LED is ON and when it is high the LED is OFF. The next two bits control the relay drivers. Each bit controls one half of the board's relays. They are broken up by the output connectors. Bit 14 controls the relays going to P4. These are Channels 1 through 32. Bit 13 controls the relays going to P3 (Channels 33 through 64).

When these bits are high, the drivers are engaged and data written to the Output Registers will control the relays. Write a "one" where a relay is to be activated. By activated, we mean, the Normally Open contact is closed and the Normally Closed contact is open. When a relay is deactivated, the opposite

condition exists. If the control bits in the CSR are low, the drivers are tri-stated and the relays are not affected by the data stored in the Output Registers. However, if the board is populated with latching relays, they will hold the last state they were in before the drivers were tri-stated.



Figure 1-4 Board ID and Control and Status Registers

Output Registers and Relays

A typical Output Register, relay driver-to-relay circuit is shown in Figure 1-5 on page 21. These relays use two coils. One is the set coil, which activates the relay, and the other coil is the reset. This coil will deactivate the relay when it is energized. Thus, it is unwise to have both coils active at the same time. To prevent this, the Output Register's pin goes to a buffer and an inverter driver. This way only one of the coils is energized. The two drivers' outputs are controlled by the Test Mode bit in the CSR. These drivers cannot be disengaged arbitrarily. They must be active long enough for the relays to change state and latch (7 msec maximum). If the drivers are tri-stated before the relay has had enough time to latch, the relay might switch back to its previous state.

To aid the host in determining the state of the relay, a second contact is brought out to the bus via the Relay Contact Register. This contact reflects the state of the relay. This contact is useful in test mode. While in test mode, the Output Registers can be changed without affecting the relays. Since latching relays hold their state under this condition, the Output Registers can have different data in them and if they are engaged, change the state of the relays. To prevent this, read the state of the relay's contacts and set the Output Registers to this value before engaging the relay drivers.



Figure 1-5 Relay and Control Logic

Built-in-Test (BIT)

Built-in-Test is done by reading the appropriate register. The Output Registers are normally written to by the host. To check them, do a read of the same address. Then compare the data read to the data written to determine the "health" of these registers. This kind of testing will check most of the circuitry on the board; however, the relays and their drivers are not checked with such a test. To test them the "Relay Contact Registers" are used. These registers return the state of the relay contacts. This is based upon the state the Output Control Register used on the relays. If a "one" is read from the Contact Register, the relay is set or activated and the data in the Control Register for this relay should also be a "one." The opposite conditions should be found for relays that are reset or deactivated. This discussion assumes that ample time is given to the relays for switching states.

CHAPTER
2

Configuration and Installation

Contents

Introduction

This chapter describes the setup and configuration of the board. Cable configuration and board layout are illustrated in this chapter.

Unpacking Procedures

CAUTION: Some of the components assembled on VMIC's products may be sensitive to electrostatic discharge and damage may occur on boards that are subjected to a high-energy electrostatic field. When the board is placed on a bench for configuring, etc., it is suggested that conductive material should be inserted under the board to provide a conductive shunt. Unused boards should be stored in the same protective boxes in which they were shipped.

Upon receipt, any precautions found in the shipping container should be observed. All items should be carefully unpacked and thoroughly inspected for damage that might have occurred during shipment. The board(s) should be checked for broken components, damaged printed circuit board(s), heat damage, and other visible contamination. All claims arising from shipping damage should be filed with the carrier and a complete report sent to VMIC together with a request for advice concerning the disposition of the damaged item(s).

Physical Installation

CAUTION: Do not install or remove the board while power is applied.

De-energize the equipment and insert the board into an appropriate slot of the chassis. While ensuring that the board is properly aligned and oriented in the supporting card guide, slide the board smoothly forward against the mating connector until firmly seated.

Jumper Configuration

There are 22 jumper positions in one header located in the middle of the bus side of the board. Figure 2-1 on page 26 shows the relative position of this header. Each jumper position is labeled on the board as shown in Figure 2-2 on page 27. This figure is an enlarged view of the silkscreen text. To configure the board, first determine what address range the board will occupy. If the board goes in the Standard Data address space, install a jumper in the SHT/XTO(STD) I/O position. This is the jumper closest to the edge of the board. The board is shipped from the factory using the Short I/O address space as shown in Figure 2-3 on page 27.

The next jumper to put on is based on which access mode the board will use. Boards that use the Nonprivileged only mode will have a jumper placed in the XTO(AM2) position. This is the third jumper from the edge of the board. Figure 2-3 on page 27 shows this jumper. Boards that will use either Nonpriviliged or Supervisory modes will have a jumper placed on the "(AM2/XTO(AM2))" position. This is the second jumper from the edge of the board. The board is shipped from the factory configured to respond to both supervisory and nonprivileged accesses as shown in Figure 2-4 on page 28. For boards that use Supervisory only mode, no jumper would be used in these places. If both jumpers are installed, the board will respond to nonprivileged accesses.

The remaining nineteen jumper positions correspond to the address line listed beside the jumper. These jumpers create the base address of the board. Place a jumper on the posts in the position where an address line is to be "zero" in the base address of the board. For boards that use Short I/O addresses, jumpers placed on the posts in the positions A16 through A23 have no effect. They are not used. Of course, for boards using Standard Data addresses, these jumpers are used. Figure 2-5 on page 28 shows a Short I/O address of A5C0 HEX.



Figure 2-1 Jumper Locations



Figure 2-2 Jumper Labels



Figure 2-3 Jumper Configuration



Figure 2-4 Board Access Mode Configuration



This configuration is for a Short I/O using either access mode with a base address of $A5C0.

Figure 2-5 Typical Board Configuration

Connector Configuration

The VMIVME-2210 uses two 96-pin DIN connectors on the front panel. These connectors can be used with a discrete wire connector housing and shell from HARTING ELEKTRONIK INC. or a mass-terminated cable and connector from ERNI components. The specification sheet for this board contains detailed ordering information about these connectors and cables. These cables and connectors will bring out all of the contacts from the board. The contacts are configured as 1 Form C (SPDT); however, the connector layout shown in Figures 5.4-1 and 5.4-2 permits a 64-conductor cable and full C DIN connector to bring out the contacts as a 1 Form A (SPST N.O.).



Column A	Column B	Column C	Channe l
A32 - N.O.	B32 - N.C.	C32 - COMM	CHNL 63
A31 - N.O.	B31 - N.C.	C31 - COMM	CHNL 62
A30 - N.O.	B30 - N.C.	C30 - COMM	CHNL 61
A29 - N.O.	B29 - N.C.	C29 - COMM	CHNL 60
A28 - N.O.	B28 - N.C.	C28 - COMM	CHNL 59
A27 - N.O.	B27 - N.C.	C27 - COMM	CHNL 58
A26 - N.O.	B26 - N.C.	C26 - COMM	CHNL 57
A25 - N.O.	B25 - N.C.	C25 - COMM	CHNL 56
A24 - N.O.	B24 - N.C.	C24 - COMM	CHNL 55
A23 - N.O.	B23 - N.C.	C23 - COMM	CHNL 54
A22 - N.O.	B22 - N.C.	C22 - COMM	CHNL 53
A21 - N.O.	B21 - N.C.	C21 - COMM	CHNL 52
A20 - N.O.	B20 - N.C.	C20 - COMM	CHNL 51
A19 - N.O.	B19 - N.C.	C19 - COMM	CHNL 50
A18 - N.O.	B18 - N.C.	C18 - COMM	CHNL 49
A17 - N.O.	B17 - N.C.	C17 - COMM	CHNL 48
A16 - N.O.	B16 - N.C.	C16 - COMM	CHNL 47
A15 - N.O.	B15 - N.C.	C15 - COMM	CHNL 46
A14 - N.O.	B14 - N.C.	C14 - COMM	CHNL 45
A13 - N.O.	B13 - N.C.	C13 - COMM	CHNL 44
A12 - N.O.	B12 - N.C.	C12 - COMM	CHNL 43
A11 - N.O.	B11 - N.C.	C11 - COMM	CHNL 42
A10 - N.O.	B10 - N.C.	C10 - COMM	CHNL 41
A09 - N.O.	B09 - N.C.	C09 - COMM	CHNL 40
A08 - N.O.	B08 - N.C.	C08 - COMM	CHNL 39
A07 - N.O.	B07 - N.C.	C07 - COMM	CHNL 38
A06 - N.O.	B06 - N.C.	C06 - COMM	CHNL 37
A05 - N.O.	B05 - N.C.	C05 - COMM	CHNL 36
A04 - N.O.	B04 - N.C.	C04 - COMM	CHNL 35
A03 - N.O.	B03 - N.C.	C03 - COMM	CHNL 34
A02 - N.O.	B02 - N.C.	C02 - COMM	CHNL 33
A01 - N.O.	B01 - N.C.	C01 - COMM	CHNL 32

Figure 2-6 P3's Connector Layout and Pin Assignments



Column A	Column B	Column C	Channe l
A32 - N.O.	B32 - N.C.	C32 - COMM	CHNL 31
A31 - N.O.	B31 - N.C.	C31 - COMM	CHNL 30
A30 - N.O.	B30 - N.C.	C30 - COMM	CHNL 29
A29 - N.O.	B29 - N.C.	C29 - COMM	CHNL 28
A28 - N.O.	B28 - N.C.	C28 - COMM	CHNL 27
A27 - N.O.	B27 - N.C.	C27 - COMM	CHNL 26
A26 - N.O.	B26 - N.C.	C26 - COMM	CHNL 25
A25 - N.O.	B25 - N.C.	C25 - COMM	CHNL 24
A24 - N.O.	B24 - N.C.	C24 - COMM	CHNL 23
A23 - N.O.	B23 - N.C.	C23 - COMM	CHNL 22
A22 - N.O.	B22 - N.C.	C22 - COMM	CHNL 21
A21 - N.O.	B21 - N.C.	C21 - COMM	CHNL 20
A20 - N.O.	B20 - N.C.	C20 - COMM	CHNL 19
A19 - N.O.	B19 - N.C.	C19 - COMM	CHNL 18
A18 - N.O.	B18 - N.C.	C18 - COMM	CHNL 17
A17 - N.O.	B17 - N.C.	C17 - COMM	CHNL 16
A16 - N.O.	B16 - N.C.	C16 - COMM	CHNL 15
A15 - N.O.	B15 - N.C.	C15 - COMM	CHNL 14
A14 - N.O.	B14 - N.C.	C14 - COMM	CHNL 13
A13 - N.O.	B13 - N.C.	C13 - COMM	CHNL 12
A12 - N.O.	B12 - N.C.	C12 - COMM	CHNL 11
A11 - N.O.	B11 - N.C.	C11 - COMM	CHNL 10
A10 - N.O.	B10 - N.C.	C10 - COMM	CHNL 09
A09 - N.O.	B09 - N.C.	C09 - COMM	CHNL 08
A08 - N.O.	B08 - N.C.	C08 - COMM	CHNL 07
A07 - N.O.	B07 - N.C.	C07 - COMM	CHNL 06
A06 - N.O.	B06 - N.C.	C06 - COMM	CHNL 05
A05 - N.O.	B05 - N.C.	C05 - COMM	CHNL 04
A04 - N.O.	B04 - N.C.	C04 - COMM	CHNL 03
A03 - N.O.	B03 - N.C.	C03 - COMM	CHNL 02
A02 - N.O.	B02 - N.C.	C02 - COMM	CHNL 01
A01 - N.O.	B01 - N.C.	C01 - COMM	CHNL 00

Figure 2-7 P4's Connector Layout and Pin Assignments

CHAPTER
3

Programming

Contents

Introduction

The VMIVME-2210 is a 64-channel relay output board. Writing a "one" to a particular bit position will activate the associated relay. Writing a "zero" to the bit will deactivate the relay. The board has an identity register for system software to automatically determine what boards are in the system. A Control and Status Register is provided for user control of the relay drivers and a front panel LED. The LED may be illuminated by software to aid locating a faulty board in a system.

All registers can be accessed on read or write cycles. Some of the registers, the BDID and the Relay Contact Registers, are only valid during read transfers. The board will respond to write accesses to these registers but data will not be stored.

The number of relays used on the board is optional. There may be 64 or 32 relays. The registers for the missing relays in the 32-channel option are still decoded and the board will respond to those transfers, but the data will be lost. These registers are noted on the register map in the next section.

This section of the manual uses the following numbering conventions. Hexadecimal numbers will begin with the dollar sign ($), binary numbers will begin with the percent sign (%), and decimal numbers will not have a leading symbol.

Register Map

The VMIVME-2210 has a Board Identification (BDID) Register at its base address. A Control and Status Register (CSR) is stacked on the next word boundary. This is followed by the Relay Control or Output Registers beginning at an offset of 10 HEX from the base address of the board. Finally, the Relay Contact Registers are placed at the next word boundary. Table 3-1 below lists these registers with their byte offsets. The offset addresses listed in the register map are relative to the base address the user sets up with the jumpers supplied on header H1. The offsets are shown in hexadecimal. The register names correspond to their control line signal names in the schematic. The tables starting on page 25 lists the individual bit definitions for these registers and the bit position on the board's internal data bus. These definitions will show the user what relay is being controlled by a particular register and data line.

Table 3-1 Register Map

Offset	Name	Description
$00	BDID	ID register with fixed data of $1B
$01	RESERVED	Not Used, Reads as XX
$02	CSR	Controls the relay drivers and front panel LED
$03 to $0F	RESERVED	Not Used, Reads as XX
$10	RELAY_CTRL_REG 0*	Controls relay channels 63 to 56*
$11	RELAY_CTRL_REG 1*	Controls relay channels 55 to 48*
$12	RELAY_CTRL_REG 2*	Controls relay channels 47 to 40*
$13	RELAY_CTRL_REG 3*	Controls relay channels 39 to 32*
$14	RELAY_CTRL_REG 4	Controls relay channels 31 to 24
$15	RELAY_CTRL_REG 5	Controls relay channels 23 to 16
$16	RELAY_CTRL_REG 6	Controls relay channels 15 to 09
$17	RELAY_CTRL_REG 7	Controls relay channels 07 to 00
$18	RLY_CONTACT_REG 0*	Reads the contacts of relay channels 63 to 56*
$19	RLY_CONTACT_REG 1*	Reads the contacts of relay channels 55 to 48*
$1A	RLY_CONTACT_REG 2*	Reads the contacts of relay channels 47 to 40*
$1B	RLY_CONTACT_REG 3*	Reads the contacts of relay channels 39 to 32*
$1C	RLY_CONTACT_REG 4	Reads the contacts of relay channels 31 to 24.
$1D	RLY_CONTACT_REG 5	Reads the contacts of relay channels 23 to 16
$1E	RLY_CONTACT_REG 6	Reads the contacts of relay channels 15 to 08
$1F	RLY_CONTACT_REG 7	Reads the contacts of relay channels 07 to 00
NOTE: * These registers are not used in the 32-channel version of this board.		

Board ID Register

This register is located at the base address of the board and contains a fixed value ($1Bxx when read as a word from offset $00). This is for automatic system configuration software.

Table 3-2 Board ID Register Bit Map

Board ID Register (BDID), $00							
Bit 31	**Bit 30**	**Bit 29**	**Bit 28**	**Bit 27**	**Bit 26**	**Bit 25**	**Bit 24**
0	0	0	1	1	0	1	1

Control and Status Register

The CSR is used to control the relay drivers and a front panel LED. This register has three active bits (15 to 13). The rest of the bits are not used but they are read back. Bit 15 controls the front panel Fail LED. When a zero is written to this bit, the LED will turn ON. This bit is cleared when power is applied or after a system reset. However, it is under program control and can be used to locate faulty boards in a system.

Bits 14 and 13 control the relay drivers. The relays are controlled by registers that data is stored in. The outputs of these registers go to the drivers, which then activate the relays. These drivers can be disabled by the CSR. Bit 14 controls the relays going to connector P4 (Channels 1 through 32). Bit 13 controls the relays of P3 (Channels 33 through 64). Writting a zero to either of these bits will disable the drivers associated with the listed output channels. If latching relays are used, data written to the registers will not change the state of these relays. For the nonlatching relays, they will go to their normal contact positions (normally open contacts will open and normally closed contacts will close). Like bit 15, these bits will be cleared when power is applied or after a system reset. This is to prevent random data from disturbing the field circuitry controlled by these relays.

Table 3-3 Control and Status Register Bit Map

Control and Status Register (CSR), $02							
Bit 15	**Bit 14**	**Bit 13**	**Bit 12**	**Bit 11**	**Bit 10**	**Bit 09**	**Bit 08**
Fail LED Off	Test Mode P4 Off	Test Mode P3 Off	Not Used				

Relay Control Registers

These registers control the relay drivers and hence the relays. Each bit controls one relay. The relay or output channel for each bit is listed in the following tables. Writing a logic "one" to this bit will activate the set relay coil. This will force the normally closed contact to open and the normally open contact to close. The relay will close its normally closed contact and open the normally open contact whenever a logic "zero" is written to its control bit.

Table 3-4 Relay Control Register 0* Bit Map

Relay_CRTL_REG0*, $10							
Bit 31	**Bit 30**	**Bit 29**	**Bit 28**	**Bit 27**	**Bit 26**	**Bit 25**	**Bit 24**
Set Relay CH63	Set Relay CH62	Set Relay CH61	Set Relay CH60	Set Relay CH59	Set Relay CH58	Set Relay CH57	Set Relay CH56

Table 3-5 Relay Control Register 1* Bit Map

Relay_CRTL_REG1*, $11							
Bit 23	**Bit 22**	**Bit 21**	**Bit 20**	**Bit 19**	**Bit 18**	**Bit 17**	**Bit 16**
Set Relay CH55	Set Relay CH54	Set Relay CH53	Set Relay CH52	Set Relay CH51	Set Relay CH50	Set Relay CH49	Set Relay CH48

Table 3-6 Relay Control Register 2* Bit Map

Relay_CRTL_REG2*, $12							
Bit 15	**Bit 14**	**Bit 13**	**Bit 12**	**Bit 11**	**Bit 10**	**Bit 09**	**Bit 08**
Set Relay CH47	Set Relay CH46	Set Relay CH45	Set Relay CH44	Set Relay CH43	Set Relay CH42	Set Relay CH41	Set Relay CH40

Table 3-7 Relay Control Register 3* Bit Map

Relay_CRTL_REG3*, $13							
Bit 07	**Bit 06**	**Bit 05**	**Bit 04**	**Bit 03**	**Bit 02**	**Bit 01**	**Bit 00**
Set Relay CH39	Set Relay CH38	Set Relay CH37	Set Relay CH36	Set Relay CH35	Set Relay CH34	Set Relay CH33	Set Relay CH32

Table 3-8 Relay Control Register4 Bit Map

Relay_CRTL_REG4, $14							
Bit 31	**Bit 30**	**Bit 29**	**Bit 28**	**Bit 27**	**Bit 26**	**Bit 25**	**Bit 24**
Set Relay CH31	Set Relay CH30	Set Relay CH29	Set Relay CH28	Set Relay CH27	Set Relay CH26	Set Relay CH25	Set Relay CH24

Table 3-9 Relay Control Register 5 Bit Map

Relay_CRTL_REG5, $15							
Bit 23	**Bit 22**	**Bit 21**	**Bit 20**	**Bit 19**	**Bit 18**	**Bit 17**	**Bit 16**
Set Relay CH23	Set Relay CH22	Set Relay CH21	Set Relay CH20	Set Relay CH19	Set Relay CH18	Set Relay CH17	Set Relay CH16

Relay Control Registers (Continued)

Table 3-10 Relay Control Register 6 Bit Map

Relay_CRTL_REG6, $16							
Bit 15	**Bit 14**	**Bit 13**	**Bit 12**	**Bit 11**	**Bit 10**	**Bit 09**	**Bit 08**
Set Relay CH15	Set Relay CH14	Set Relay CH13	Set Relay CH12	Set Relay CH11	Set Relay CH10	Set Relay CH09	Set Relay CH08

Table 3-11 Relay Control Register 7 Bit Map

Relay_CRTL_REG7, $17							
Bit 07	**Bit 06**	**Bit 05**	**Bit 04**	**Bit 03**	**Bit 02**	**Bit 01**	**Bit 00**
Set Relay CH07	Set Relay CH06	Set Relay CH05	Set Relay CH04	Set Relay CH03	Set Relay CH02	Set Relay CH01	Set Relay CH00

Relay Contact Registers

These registers contain the state of a second set of contacts in the relays. This contact reflects the condition of the contacts, which may take as much as 5.5 msec to finally switch after a change command is sent to its Control Register. The logic level read from this register bit will match the level in the Control Register's bit after the contact has had enough time to settle into its new postion. If a logic "one" is written to Control Register 5, bit 19, channel 19 will switch to its active state. Normally open contacts will close, etc. 7 msec later reading Contact Register 5, bit 19 will show a logic "one", just like its counterpart in the Control Register.

Table 3-12 Relay Contact Register 0* Bit Map

Relay_CNTCT_REG0*, $18							
Bit 31	**Bit 30**	**Bit 29**	**Bit 28**	**Bit 27**	**Bit 26**	**Bit 25**	**Bit 24**
Relay CNTCT 63	Relay CNTCT 62	Relay CNTCT 61	Relay CNTCT 60	Relay CNTCT 59	Relay CNTCT 58	Relay CNTCT 57	Relay CNTCT 56

Table 3-13 Relay Contact Register 1* Bit Map

Relay_CNTCT_REG1*, $19							
Bit 23	**Bit 22**	**Bit 21**	**Bit 20**	**Bit 19**	**Bit 18**	**Bit 17**	**Bit 16**
Relay CNTCT 55	Relay CNTCT 54	Relay CNTCT 53	Relay CNTCT 52	Relay CNTCT 51	Relay CNTCT 50	Relay CNTCT 49	Relay CNTCT 48

Table 3-14 Relay Contact Register 2* Bit Map

Relay_CNTCT_REG2*, $1A							
Bit 15	**Bit 14**	**Bit 13**	**Bit 12**	**Bit 11**	**Bit 10**	**Bit 09**	**Bit 08**
Relay CNTCT 47	Relay CNTCT 46	Relay CNTCT 45	Relay CNTCT 44	Relay CNTCT 43	Relay CNTCT 42	Relay CNTCT 41	Relay CNTCT 40

Table 3-15 Relay Contact Register 3* Bit Map

Relay_CNTCT_REG3*, $1B							
Bit 07	**Bit 06**	**Bit 05**	**Bit 04**	**Bit 03**	**Bit 02**	**Bit 01**	**Bit 00**
Relay CNTCT 39	Relay CNTCT 38	Relay CNTCT 37	Relay CNTCT 36	Relay CNTCT 35	Relay CNTCT 34	Relay CNTCT 33	Relay CNTCT 32

Table 3-16 Relay Contact Register4 Bit Map

Relay_CNTCT_REG4, $1C							
Bit 31	**Bit 30**	**Bit 29**	**Bit 28**	**Bit 27**	**Bit 26**	**Bit 25**	**Bit 24**
Relay CNTCT 31	Relay CNTCT 30	Relay CNTCT 29	Relay CNTCT 28	Relay CNTCT 27	Relay CNTCT 26	Relay CNTCT 25	Relay CNTCT 24

Relay Contact Registers (Continued)

Table 3-17 Relay Contact Register 5 Bit Map

Relay_CNTCT_REG5, $1D							
Bit 23	**Bit 22**	**Bit 21**	**Bit 20**	**Bit 19**	**Bit 18**	**Bit 17**	**Bit 16**
Relay CNTCT 23	Relay CNTCT 22	Relay CNTCT 21	Relay CNTCT 20	Relay CNTCT 19	Relay CNTCT 18	Relay CNTCT 17	Relay CNTCT 16

Table 3-18 Relay Contact Register 6 Bit Map

Relay_CNTCT_REG6, $1E							
Bit 15	**Bit 14**	**Bit 13**	**Bit 12**	**Bit 11**	**Bit 10**	**Bit 09**	**Bit 08**
Relay CNTCT 15	Relay CNTCT 14	Relay CNTCT 13	Relay CNTCT 12	Relay CNTCT 11	Relay CNTCT 10	Relay CNTCT 09	Relay CNTCT 08

Table 3-19 Relay Contact Register 7 Bit Map

Relay_CNTCT_REG7, $1F							
Bit 07	**Bit 06**	**Bit 05**	**Bit 04**	**Bit 03**	**Bit 02**	**Bit 01**	**Bit 00**
Relay CNTCT 07	Relay CNTCT 06	Relay CNTCT 05	Relay CNTCT 04	Relay CNTCT 03	Relay CNTCT 02	Relay CNTCT 01	Relay CNTCT 00

Built-In-Test

Built-in-Test is done by reading back the data written to a specific register and comparing it to the data written. All board registers are available to the user at any time. There are two types of testing done with this board, off-line (Testmode) or on-line (real-time).

In Testmode testing, the relay drivers are disabled. This will prevent test data from disturbing the external circuitry. However, it also fails to test the relays themselves. Testmode is useful during initial testing. This type of testing determines if the board can respond to commands issued to it without risking damage to any sensitive controllers or equipment. Testmode can be done at any time and so two bits are used. This way, half of the board can be in Testmode and the other half can be active.

The Relay Contact Registers are used to permit checking of the relays. These registers show the state of a second set of contacts in each relay. Their logic state will reflect the logic state of the Control Registers after the contacts have stopped bouncing. If the Control Register has a logic "one" in a certain bit, then the Contact Register will also have a logic "one" in the associated bit position. These registers permit testing of all of the components on the board up to the output connectors.

Maintenance

Maintenance

This section provides information relative to the care and maintenance of VMIC's products. If the product malfunctions, verify the following:

- System power
- Software
- System configuration
- Electrical connections
- Jumper or configuration options
- Boards are fully inserted into their proper connector location
- Connector pins are clean and free from contamination
- No components of adjacent boards are disturbed when inserting or removing the board from the chassis
- Quality of cables and I/O connections

If products must be returned, contact VMIC for a Return Material Authorization (RMA) Number. **This RMA Number must be obtained prior to any return**.

Contact VMIC Customer Care at 1-800-240-7782, or
E-mail: customer.service@vmic.com

Maintenance Prints

User level repairs are not recommended. The drawings and tables in this manual are for reference purposes only.