VMIVME-2528

128-BIT TTL DIGITAL I/O TURBOMODULETM

INSTRUCTION MANUAL

DOCUMENT NO. 500-002528-000 N

Revised 30 September 1994

VME MICROSYSTEMS INTERNATIONAL CORPORATION 12090 SOUTH MEMORIAL PARKWAY HUNTSVILLE, AL 35803-3308 (205) 880-0444 1-800-322-3616

NOTICE

The information in this document has been carefully checked and is believed to be entirely reliable. While all reasonable efforts to ensure accuracy have been taken in the preparation of this manual, VMIC assumes no responsibility resulting from omissions or errors in this manual, or from the use of information contained herein.

VMIC reserves the right to make any changes, without notice, to this or any of VMIC's products to improve reliability, performance, function, or design.

VMIC does not assume any liability arising out of the application or use of any product or circuit described herein; nor does VMIC convey any license under its patent rights or the rights of others.

For warranty and repair policies, refer to VMIC's Standard Conditions of Sale.

BITMODULETM, MEGAMODULETM, TURBOMODULETM, AMXbustm, SRTbustm, DMAbustm, VMEnettm, VMEnettlim, NETbustm, TESTCALtm, UCLIOTM, UIODTM, UIOCTM, and VMEmanagertm are trademarks of VME Microsystems International Corporation. The VMIC logo is a registered trademark of VME Microsystems International Corporation. Other registered trademarks are the property of their respective owners.

VME Microsystems International Corporation

All Rights Reserved

This document shall not be duplicated, nor its contents used for any purpose, unless granted express written permission from VMIC.

Copyright © December 1990 by VME Microsystems International Corporation

VAAIF	VME
VIVIIL	7 0
DEVISION	Т

RECORD OF REVISIONS

REVISION	DATE	PAGES INVOLVED	CHANGE NUM	BEF
Α	03/06/86	Entire Manual	Manual - 01	
В	11/21/88	Appendix A	88-0311	
С	11/21/88	Update Manual	88-0327	
D	03/08/89	Cover, Pages ii, iii, iv, vi, vii, Section 6, and Appendix A	89-0005	
E	10/11/89	Cover, Page ii, and Appendix A	89-0114	
F	03/07/90	Cover, Page ii, and Appendix A	89-0161	
G	03/07/90	Cover, Page ii, and Appendix A	90-0030	
Н	06/19/90	Cover, Page ii, and 2-2	90-0105	
J	08/21/91	Cover, Page ii, and Appendix A	91-0204	
K	09/04/91	Page ii and Section 6	91-0237	
L	04/21/92	Cover, Page ii, Section 2, Section 6, and Appendix A	92-0101	
М	02/16/94	Cover, Pages ii, 5-2, and 5-4	94-0224	
N	09/30/94	Cover, Pages ii and 6-1	94-0756	
E MICROSYS 90 South Memo	TEMS INT'L C	ORP. DOC. NO. 500-002528-000	REV LTR PAGE	NC

VMIC SAFETY SUMMARY

THE FOLLOWING GENERAL SAFETY PRECAUTIONS MUST BE OBSERVED DURING ALL PHASES OF THE OPERATION, SERVICE, AND REPAIR OF THIS PRODUCT. FAILURE TO COMPLY WITH THESE PRECAUTIONS OR WITH SPECIFIC WARNINGS ELSEWHERE IN THIS MANUAL VIOLATES SAFETY STANDARDS OF DESIGN, MANUFACTURE, AND INTENDED USE OF THIS PRODUCT. VME MICROSYSTEMS INTERNATIONAL CORPORATION ASSUMES NO LIABILITY FOR THE CUSTOMER'S FAILURE TO COMPLY WITH THESE REQUIREMENTS.

GROUND THE SYSTEM

To minimize shock hazard, the chassis and system cabinet must be connected to an electrical ground. A three-conductor AC power cable should be used. The power cable must either be plugged into an approved three-contact electrical outlet or used with a three-contact to two-contact adapter with the grounding wire (green) firmly connected to an electrical ground (safety ground) at the power outlet.

DO NOT OPERATE IN AN EXPLOSIVE ATMOSPHERE

Do not operate the system in the presence of flammable gases or fumes. Operation of any electrical system in such an environment constitutes a definite safety hazard.

KEEP AWAY FROM LIVE CIRCUITS

Operating personnel must not remove product covers. Component replacement and internal adjustments must be made by qualified maintenance personnel. Do not replace components with power cable connected. Under certain conditions, dangerous voltages may exist even with the power cable removed. To avoid injuries, always disconnect power and discharge circuits before touching them.

DO NOT SERVICE OR ADJUST ALONE

Do not attempt internal service or adjustment unless another person, capable of rendering first aid and resuscitation, is present.

DO NOT SUBSTITUTE PARTS OR MODIFY SYSTEM

Because of the danger of introducing additional hazards, do not install substitute parts or perform any unauthorized modification to the product. Return the product to VME Microsystems International Corporation for service and repair to ensure that safety features are maintained.

DANGEROUS PROCEDURE WARNINGS


Warnings, such as the example below, precede only potentially dangerous procedures throughout this manual. Instructions contained in the warnings must be followed.

WARNING

DANGEROUS VOLTAGES, CAPABLE OF CAUSING DEATH, ARE PRESENT IN THIS SYSTEM. USE EXTREME CAUTION WHEN HANDLING, TESTING, AND ADJUSTING.

SAFETY SYMBOLS

GENERAL DEFINITIONS OF SAFETY SYMBOLS USED IN THIS MANUAL



CAUTION *

The CAUTION sign denotes a hazard. It calls attention to an operating procedure, a practice, a condition, or the like, which, if not correctly performed or adhered to, could result in damage to or destruction of part or all of the system.

NOTE: The NOTE sign denotes important information. It calls attention to a procedure, a practice, a condition or the like, which is essential to highlight.

VMIVME-2528 128-BIT TTL DIGITAL I/O TURBOMODULETM

TABLE OF CONTENTS

SEC	Page TION 1. INTRODUCTION	10902
1.1 1.2 1.3	INTRODUCTION	
SEC	TION 2. PHYSICAL DESCRIPTION AND SPECIFICATIONS	
SEC	TION 3. THEORY OF OPERATION	
3.1 3.2 3.3 3.4 3.5 3.6	BLOCK DIAGRAMS	
SEC	TION 4. PROGRAMMING	
4.1 4.2	I/O REGISTER MAP	
SEC	TION 5. CONFIGURATION AND INSTALLATION	
5.1 5.2 5.3 5.4 5.5	UNPACKING PROCEDURES	

TABLE OF CONTENTS (Continued)

		Page
TION 5.	CONFIGURATION AND INSTALLATION (Conclude	ded)
ADDRES I/O CAB	SS SELECTION SWITCHES LE AND CARD-EDGE CONNECTOR CONFIGURAT	5-3 ION5-4
TION 6.	MAINTENANCE	
MAINTE	NANCENANCE PRINTS	6-1 6-1
	LIST OF FIGURES	
e		<u>Page</u>
Address Data Tra Control L Read/W I/O Regis I/O Regis Diagram Address	Decode Subsystem Block Diagram	3-3 3-4 3-5 3-6 3-7 3-8 5-2
	Function Address Data Tra Control L Read/W I/O Regis Diagram Address	

TABLE OF CONTENTS (Concluded)

LIST OF TABLES

Table		Page
4.1-1	I/O Register Map	4-2
5.4-1	I/O Port Direction Jumper Configuration	5-3
5.7-1	Connector Pin/Channel Assignments	5-7

APPENDIX

A Assembly Drawing, Parts List, and Schematic

SECTION 1

INTRODUCTION

1.1 INTRODUCTION

The VMIVME-2528 is a VMEbus compatible 128-bit TTL input/output board. Its features include:

- a. 128 bits of TTL input/output
- Sixteen 8-bit I/O port jumpers to select input or output operations on 8-bit boundaries
- c. 24 mA sink capability
- d. 8- or 16-bit data transfers

1.2 FUNCTIONAL DESCRIPTION

The VMIVME-2528 is a high density TTL I/O board designed to support up to 128 bits of TTL input or output as selected by user-installed port direction control jumpers. Each jumper sets an 8-bit port as an input or an output port. Each output has up to 24 mA of current sink capability. The VMIVME-2528 is designed with a high quality ground plane that is carried through to alternate I/O pins on each connector to enhance noise immunity. The control logic is designed such that all I/O ports are initialized inactive at system reset. All ports are activated by performing a write to I/O register 7.

1.3 REFERENCE MATERIAL LIST

The reader should refer to "The VMEbus Specification" for a detailed explanation of the VMEbus. "The VMEbus Specification" is available from the following source:

VITA
VMEbus International Trade Association
10229 N. Scottsdale, AZ 85253
(602) 951-8866

The following Application and Configuration Guides are available from VMIC to assist the user in the selection, specification, and implementation of systems based on VMIC's products:

TITLE	DOCUMENT NO.
Digital Input Board Application Guide	825-000000-000
Change-of-State Application Guide	825-000000-002
Connector and I/O Cable Application Guide	825-000000-006
Digital I/O (with Built-in-Test) Product Line Description	825-000000-003

SECTION 2 PHYSICAL DESCRIPTION AND SPECIFICATIONS

REFER TO 800-002528-000 SPECIFICATION

SECTION 3

THEORY OF OPERATION

3.1 BLOCK DIAGRAMS

A functional block diagram of the VMIVME-2528 is shown in Figure 3.1-1. The VMIVME-2528 design is partitioned into six subsections which consist of:

- a. VMEbus foundation logic
- b. Data Transceivers
- c. Address Compare Logic
- d. Read / Write Register Control Logic
- e. Registers 0 through 3
- f. Registers 4 through 7

Subsystem block diagrams are provided in Figures 3.1-2 through 3.1-7.

3.2 BOARD ADDRESSING

The VMIVME-2528 is designed to support data transfers in supervisory or non-privileged short I/O memory space. A jumper is provided as shown in Figure 3.1-2 to allow user selection of either I/O access type. The jumper (J9) is shown on logic diagram 141-002528-000, in Appendix A to this manual. The VMIVME-2528 is factory configured (Jumper J9 is not installed) to respond to short supervisory I/O access. The VMIVME-2528 is designed with two board-select DIP switches as shown in Figure 3.1-2, which are used to set the board's base address.

3.3 VMEbus FOUNDATION LOGIC

Typical VMEbus drivers, receivers, and control logic are shown in Figures 3.1-3, 3.1-4, and 3.1-5.

3.4 REGISTER READ/WRITE CONTROL LOGIC

Address bits A01, A02, A03 and the read/write control lines are decoded as shown in Figure 3.1-5 to provide eight write control lines and eight read control lines. These control lines are routed to the enable pins on each AMD2952 bidirectional latch (R0-R7 in Figures 3.1-6 and 3.1-7). These latches are jumper selectable for read or write operations. These jumpers are J10 through J25. If a




Figure 3.1-1. Functional Block Diagram





Figure 3.1-2. Address Decode Subsystem Block Diagram



M2528/F3.1-3

Figure 3.1-3. Data Transceiver Block Diagram





Figure 3.1-4. Control Logic Block Diagram



M2528/F3.1-5

Figure 3.1-5. Read/Write Logic Block Diagram

OCTAL BI-DIRECTIONAL LATCHES




Figure 3.1-6. I/O Registers (R0 to R3) Block Diagram

OCTAL BI-DIRECTIONAL LATCHES




Figure 3.1-7. I/O Registers (R4 to R7) Block Diagram

jumper is installed, the byte it controls can perform input operations only. If the jumper is not installed, the byte it controls can perform read or write operations.

3.5 DATA TRANSFER DESCRIPTION

To perform I/O data transfers, data is transferred to the appropriate I/O data registers. The I/O data registers are selected by address bits A3, A2, and A1 in conjunction with the data strobes. Address bits A1, A2, and A3 select one of eight 16-bit registers with the data strobes performing the appropriate byte transfers within each word of data.

The board select signal is logically gated with DS0 and DS1 to produce active signals for data transfer. Board select also initiates a delay signal to be gated with DS0 and DS1 to produce delayed versions of these signals. The delayed signals allow set-up time through the data transceivers for the write cycle before latching the data into the I/O register. DTACK is generated indicating the data has been latched for the write cycle, or that data is valid for the read cycle.

3.6 I/O PORT ENABLE DESCRIPTION

The system reset signal, which is initiated during power-up or by the VMEbus master, disables all of the I/O ports/registers. This precaution is necessary since the I/O ports could be configured as output ports which would drive invalid data to the field circuitry. The I/O ports are enabled by performing a write to I/O register R7L. This write transfer will enable all I/O ports whether R7L is configured as an output port or not. I/O register block diagrams are shown in Figures 3.1-6 and 3.1-7.

SECTION 4

PROGRAMMING

4.1 I/O REGISTER MAP

Twelve address bits, A15 to A04, are used for board select decoding. A match of the address switch settings with these 12 bits produce the data transfer board-select signal, which enables the I/O control logic as shown in Figure 3.2-1.

The VMIVME-2528 has 128 bits of I/O. These bits are grouped as eight 16-bit registers for word transfers, allowing either byte within the word to be accessed during byte transfers. Three address bits, A03, A02, and A01, are used to decode one of the eight registers. I/O register maps are shown in Table 4.1-1.

4.2 I/O PORT DIRECTION

The programming should be consistent with the I/O configuration chosen by the I/O port direction jumpers. For example, if a particular I/O port is jumpered to be an output port, data should only be written to that particular port. Data should only be read from an I/O port if it is configured as an input port. Details of jumper configuration for I/O direction are discussed in Section 5.

Table 4.1-1. I/O Register Map

	BINAF	RY A	DDF	ESS	S													
A15	- A8	A7	A6	A5	A4	АЗ	A2	A1	AO	1		22						
			Г									ROU - RE	GISTER	UPPER				
X	×	×	×	X	X	0	0	0	0	IDB 15	IDB 14	IDB 13	IDB 12	IDB 11	IDB 10	IDB 09	IDB 0	
										CH 127	CH 126	CH 125	CH 124	CH 123	CH 122	CH 121	CH 120	
									Г			ROL - RE	GISTER 0	LOWER				
X	X	X	X	X	X	0	0	0	1	IDB 07	IDB 06	IDB 05	IDB 04	IDB 03	IDB 02	IDB 01	IDB 0	
			L							CH 119	CH 118	CH 117	CH 116	CH 115	CH 114	CH 113	CH 112	
ä												R1U - RE	GISTER 1	UPPER				
X	X	X	X	X	Х	0	0	1	0	IDB 15	IDB 14	IDB 13	IDB 12	IDB 11	IDB 10	IDB 09	IDB 08	
										CH 111	CH 110	CH 109	CH 108	CH 107	CH 106	CH 105	CH 104	
											^	R1L - REC	GISTER 1	LOWER				
X	X	×	X	Х	Х	0	0	1	1	IDB 07	IDB 06	IDB 05	IDB 04	IDB 03	IDB 02	IDB 01	IDB 0	
										CH 103	CH 102	CH 101	CH 100	CH 99	CH 98	CH 97	CH 96	
0240	Miles-											R2U - REG	GISTER 2	UPPER				
X	×	×	X	X	X	0	1	0	0	IDB 15	IDB 14	IDB 13	IDB 12	IDB 11	IDB 10	IDB 09	IDB 08	
										CH 95	CH 94	CH 93	CH 92	CH 91	CH 90	CH 89	CH 88	
		201	1	- 38								R2L - REC	SISTER 2 I	OWER				
X	Х	Х	Х	X	Х	0	1	0	1	IDB 07	IDB 06	IDB 05	IDB 04	IDB 03	IDB 02	IDB 01	IDB 0	
										CH 87	CH 86	CH 85	CH 84	CH 83	CH 82	CH 81	CH 80	
												R3U - REC	SISTER 3	UPPER				
X	×	×	X	X	×	0	1	1	0	0	IDB 15	IDB 14	IDB 13	IDB 12	IDB 11	IDB 10	IDB 09	IDB 08
							_			CH 79	CH 78	CH 77	CH 76	CH 75	CH 74	CH 73	CH 72	
V.											F	3L - REG	ISTER 3 L	OWER				
X	×	X	X	X	X	0	1	1	1	IDB 07	IDB 06	IDB 05	IDB 04	IDB 03	IDB 02	IDB 01	IDB 0	
										CH 71	CH 70	CH 69	CH 68	CH 67	CH 66	CH 65	CH 64	

NOTE: X represents user switch selectable positions.

M2528/T4.1-1/1

Table 4.1-1. I/O Register Map (Concluded)

	BINA	ARY	ADI	DRE	SS																		
A15	- A8	A7	A6	A5	A4	АЗ	A2	A1	A0	1													
50001												R4U - R	EGISTER	4 UPPER									
X	x	×	X	X	X	1	0	0	0	IDB 15	IDB 14	IDB 13	IDB 12	IDB 11	IDB 10	IDB 09	IDB 08						
										CH 63	CH 62	CH 61	CH 60	CH 59	CH 58	CH 57	CH 56						
		1					l _a					R4L - RE	GISTER 4	LOWER									
X	X	X	X	Х	X	1	0	0 0		IDB 07	IDB 06	IDB 05	IDB 04	IDB 03	IDB 02	IDB 01	IDB 0						
										CH 55	CH 54	CH 53	CH 52	CH 51	CH 50	CH 49	CH 48						
3	5/80											R5U - RE	GISTER 5	UPPER									
×	X	X	X	Х	Х	1	0	1	0	IDB 15	IDB 14	IDB 13	IDB 12	IDB 11	IDB 10	IDB 09	IDB 08						
										CH 47	CH 46	CH 45	CH 44	CH 43	CH 42	CH 41	CH 40						
200			224			100						R5L - RE	GISTER 5	LOWER									
X	Х	X	Х	Х	Х	1	0	1	1	IDB 07	IDB 06	IDB 05	IDB 04	IDB 03	IDB 02	IDB 01	IDB 0						
		Ц									CH 39	CH 38	CH 37	CH 36	CH 35	CH 34	CH 33	CH 32					
-	2563	2852		88-5	1998	35						R6U - RE	GISTER 6	UPPER									
X	X	X	X	X	X	1	1	0	0	IDB 15	IDB 14	IDB 13	IDB 12	IDB 11	IDB 10	IDB 09	IDB 08						
		Ш														CH 31	CH 30	CH 29	CH 28	CH 27	CH 26	CH 25	CH 24
		١ا										R6U - RE	GISTER 6	LOWER									
X	X	×	X	X	X	1	1	0	1	IDB 07	IDB 06	IDB 05	IDB 04	IDB 03	IDB 02	IDB 01	IDB 0						
										CH 23	CH 22	CH 21	CH 20	CH 19	CH 18	CH 17	CH 16						
.,										and the second		R7U - RE	GISTER 7	UPPER									
X	×	×	X	Х	X	1	1	1	0	IDB 15	IDB 14	IDB 13	IDB 12	IDB 11	IDB 10	IDB 09	IDB 08						
				_						CH 15	CH 14	CH 13	CH 12	CH 11	CH 10	CH 9	CH 8						
v	e l	200	5									R7L - REC	GISTER 7	LOWER			,						
X	×	Х	×	×	X	1	1	1	1	IDB 07	IDB 06	IDB 05	IDB 04	IDB 03	IDB 02	IDB 01	IDB 0						
										CH 7	CH 6	CH 5	CH 4	CH 3	CH 2	CH 1	CH 0						

NOTE: X represents user switch user selectable positions.

M2528/T4.1-1/2

SECTION 5

CONFIGURATION AND INSTALLATION

5.1 UNPACKING PROCEDURES

CAUTION

SOME OF THE COMPONENTS ASSEMBLED ON VMIC'S PRODUCTS MAY BE SENSITIVE TO ELECTROSTATIC DISCHARGE AND DAMAGE MAY OCCUR ON BOARDS THAT ARE SUBJECTED TO A HIGH ENERGY ELECTROSTATIC FIELD. UNUSED BOARDS SHOULD BE STORED IN THE SAME PROTECTIVE BOXES IN WHICH THEY WERE SHIPPED. WHEN THE BOARD IS TO BE LAID ON A BENCH FOR CONFIGURING, etc., IT IS SUGGESTED THAT CONDUCTIVE MATERIAL BE INSERTED UNDER THE BOARD TO PROVIDE A CONDUCTIVE SHUNT.

Upon receipt, any precautions found in the shipping container should be observed. All items should be carefully unpacked and thoroughly inspected for damage that might have occurred during shipment. The board(s) should be checked for broken components, damaged printed-circuit board(s), heat damage, and other visible contamination. All claims arising from shipping damage should be filed with the carrier and a complete report sent to VMIC together with a request for advice concerning disposition of the damaged item(s).

5.2 PHYSICAL INSTALLATION

CAUTION

DO NOT INSTALL OR REMOVE BOARDS WHILE POWER IS APPLIED.

De-energize the equipment and insert the board into an appropriate slot of the chassis. While ensuring that the card is properly aligned and oriented in the supporting card guides, slide the card smoothly forward against the mating connector until firmly seated.

5.3 JUMPER AND SWITCH LOCATIONS

Refer to Figure 5.3-1 for the locations of the jumpers and switches described in this section.




Figure 5.3-1. Diagram of the Physical Location of Jumpers and Switches

5.4 I/O PORT DIRECTION JUMPER CONFIGURATION

Table 5.4-1 below specifies the use of jumpers J10 through J25. Installation of the jumper specified configures that port as an input port.

Table 5.4-1. I/O Port Direction Jumper Configuration

JUMPER	I/O PORT NO.	CHANNELS
J10	1	120-127
J11	2	112-119
J12	3	104-111
J13	4	96-103
J14	5	88-95
J15	6	80-87
J16	7	72-79
J17	8	64-71
J18	9	56-63
J19	10	48-55
J20	11	40-47
J21	12	32-39
J22	13	24-31
J23	14	16-23
J24	15	8-15
J25	16	0-7


M2528/T5.4-1

5.5 ADDRESS MODIFIERS

The VMIVME-2528 is configured at the factory to respond to short supervisory I/O access. This configuration can be changed by installing jumper J9 which enables the board to respond to short non-privileged I/O access.

5.6 ADDRESS SELECTION SWITCHES

The following figure (Figure 5.6-1) shows the two address selection switches on board the VMIVME-2528, and their use in the addressing scheme.



The example shown is for a base address of FF00.

M2528/F5.6-1

NOTE: X represents an unused switch whose position is immaterial.

Figure 5.6-1. Address Select Switches

5.7 I/O CABLE AND CARD-EDGE CONNECTOR CONFIGURATION

The I/O connectors (P3 to P6) on the VMIVME-2528 are 64-pin DIN standard and were selected by VMIC because of their high quality. Although these connectors are generally used with flat-ribbon cables, a variety of cables and mating connectors are available for most user requirements. The user should refer to VMIC's Connector and I/O Cable Application Guide (VMIC Publication Number 825-000000-006) for additional informaton concerning the variety of possible cabling and connector types available.

The VMIVME-2528 is designed with a high quality ground plane that is connected to the VMEbus ground and to alternate I/O pins on connectors P3, P4, P5, and P6 to provide enhanced noise immunity and more reliable operation. The VMIVME-2528 is designed to support I/O via four cables connected to connectors P3, P4, P5, and P6 as shown in Figure 5.7-1. Table 5.7-1 shows the channel assignments of the P3, P4, P5, and P6 connectors.




Figure 5.7-1. Cable Connector Configuration

Table 5.7-1. Connector Pin/Channel Assignments

ROW A	P3 CONNECTOR	P4 CONNECTOR	P5 CONNECTOR	P6 CONNECTOR		
	PIN CHANNEL	PIN CHANNEL	PIN CHANNEL	PIN CHANNEL		
	32 127 31 126 30 125 29 124 28 123 27 122 26 121 25 120 24 119 23 118 22 117 21 116 20 115 19 114 18 113 17 112 16 111 15 110 14 109 13 108 12 107 11 106 10 105 09 104 08 103 07 102 06 101 05 100 04 099 03 098 02 097 01 096	32 95 31 94 30 93 29 92 28 91 27 90 26 89 25 88 24 87 23 86 22 85 21 84 20 83 19 82 18 81 17 80 16 79 15 78 14 77 13 76 12 75 11 74 10 73 09 72 08 71 07 70 06 69 05 68 04 67 03 66 02 65 01 64	32 63 31 62 30 61 29 60 28 59 27 58 26 57 25 56 24 55 23 54 22 53 21 52 20 51 19 50 18 49 17 48 16 47 15 46 14 45 13 44 12 43 11 42 10 41 09 40 08 39 07 38 06 37 05 36 04 35 03 34 02 33 01 32	32 31 31 30 30 29 29 28 28 27 27 26 26 25 25 24 24 23 23 22 21 20 20 19 19 18 18 17 17 16 16 15 15 14 14 13 13 12 11 10 10 09 09 08 08 07 07 06 06 05 05 04 04 03 03 02 02 01 01 00		

M2528/T5.7-1

NOTE: Row C is grounded on all connections.

SECTION 6

MAINTENANCE

6.1 MAINTENANCE

This section provides information relative to the care and maintenance of VMIC's products. If the products malfunction, verify the following:

- a. Software
- b. System configuration
- c. Electrical connections
- d. Jumper or configuration options
- e. Boards are fully inserted into their proper connector location
- f. Connector pins are clean and free from contamination
- g. No components of adjacent boards are disturbed when inserting or removing the board from the chassis
- h. Quality of cables and I/O connections

If the products must be returned, contact VMIC for a Return Material Authorization (RMA) Number. This RMA Number must be obtained prior to any return.

6.2 MAINTENANCE PRINTS

User-level repairs are not recommended. The appendix to this manual contains drawings and diagrams for reference purposes only.

APPENDIX A

ASSEMBLY DRAWING, PARTS LIST, AND SCHEMATIC