

VMICPCI-1120

Hotswap CompactPCI bus-Compatible 8-Channel AC Input Board

Product Manual



12090 South Memorial Parkway
Huntsville, Alabama 35803-3308, USA
(256) 880-0444 ♦ (800) 322-3616 ♦ Fax: (256) 882-0859

500-651120-000 Rev. A



12090 South Memorial Parkway
Huntsville, Alabama 35803-3308, USA
(256) 880-0444 ♦ (800) 322-3616 ♦ Fax: (256) 882-0859

COPYRIGHT AND TRADEMARKS


© Copyright December 1999. The information in this document has been carefully checked and is believed to be entirely reliable. While all reasonable efforts to ensure accuracy have been taken in the preparation of this manual, VMIC assumes no responsibility resulting from omissions or errors in this manual, or from the use of information contained herein.

VMIC reserves the right to make any changes, without notice, to this or any of VMIC's products to improve reliability, performance, function, or design.

VMIC does not assume any liability arising out of the application or use of any product or circuit described herein; nor does VMIC convey any license under its patent rights or the rights of others.

For warranty and repair policies, refer to VMIC's Standard Conditions of Sale.

AMXbus, BITMODULE, COSMODULE, DMAbus, Instant OPC wizard logo, IOMax, IOWorks Access, IOWorks Foundation, IOWorks man figure, IOWorks Manager, IOWorks Server, MAGICWARE, MEGAMODULE, PLC ACCELERATOR (ACCELERATION), Quick Link, RTnet, Soft Logic Link, SRTbus, TESTCAL, "The Next Generation PLC", The PLC Connection, TURBOMODULE, UCLIO, UIOD, UPLC, Visual Soft Logic Control(ler), *VMEaccess*, *VMEmanager*, *VMEmonitor*, *VMEnet*, *VMEnet II*, and *VMEprobe* are trademarks. The I/O Experts, The I/O Systems Experts, The Soft Logic Experts, and The Total Solutions Provider are service marks of VMIC.



(I/O man figure)



(Instant OPC wizard logo)



(IOWorks man figure)



The I/O man figure, IOWorks, UIOC, Visual IOWorks, and *WinUIOC* are registered trademarks of VMIC.

ActiveX is a trademark. Microsoft, Microsoft Access, MS-DOS, Visual Basic, Visual C++, Win32, Windows, Windows NT, and XENIX are registered trademarks of Microsoft Corporation.

MMX is a trademark and Celeron is a registered trademark of Intel Corporation.

PICMG and CompactPCI are registered trademarks of PCI Industrial Computer Manufacturers' Group.

Other registered trademarks are the property of their respective owners.

VMIC

All Rights Reserved

This document shall not be duplicated, nor its contents used for any purpose, unless granted express written permission from VMIC.



12090 South Memorial Parkway
Huntsville, Alabama 35803-3308, USA
(256) 880-0444 ♦ (800) 322-3616 ♦ Fax: (256) 882-0859

Table of Contents

List of Figures	9
List of Tables	11
Overview	13
Functional Description	14
Related Documents	15
Safety Summary	16
Ground the System	16
Do Not Operate in an Explosive Atmosphere	16
Keep Away from Live Circuits	16
Do Not Service or Adjust Alone	16
Do Not Substitute Parts or Modify System	16
Dangerous Procedure Warnings	16
Safety Symbols Used in This Manual	17
Chapter 1 - Theory of Operation	19
PCI Compatibility	20
Data Polarity	20
Input Circuitry	21
Inputs	21
Configuration Space	22
Chapter 2 - Configuration and Installation	23
Unpacking Procedures	24
Physical Installation	24
Before Applying Power: Checklist	24
Physical Installation and Hot Swap	25
Board Removal, Ejector Switch and Blue LED	25

Board Insertion	25
ENUM# and LEDon/LEDin Signals	25
Board Configuration	26
Input Topology	26
Fuses	27
Front Panel LED	28
Address Selection	29
Memory Space Definition	29
Connector Configuration	30
P1 Connector and Pinout	30
P1 Mating Connector	31
Connection Capacity (Wire)	31
J1 Connector and Pinout	32
Chapter 3 - Programming	33
VMICPCI-1120 Register Sets	34
Configuration Space Organization	36
Configuration Space Functions	37
Device Identification	37
Hot Swap Control and Status Register (HS_CSR)	38
Board ID Register (BID)	39
FAIL LED Register	40
Input Data Register	41
Channel 0 Read Example	41
PCI Configuration Registers	42
PCI Configuration ID Register (PCIIDR; PCI:\$00)	42
PCI Command Register (PCICR; PCI:\$04)	42
PCI Status Register (PCISR; PCI:\$06)	43
PCI Revision ID Register (PCIREV; PCI:\$08, LOC: \$08)	44
PCI Class Code Register (PCICCR; PCI:\$09-\$0B)	44
PCI Header Type Register (PCIHTR; PCI:\$0E)	44
PCI Base Address Register for Memory Accesses to Local and Runtime Registers (PCIBAR0; PCI:\$10)	44
PCI Base Address Register for Memory Accesses to Local Address Space 0 (PCIBAR2; PCI:\$18)	45
Hot Swap Control Register (HS_CNTL; PCI:\$48)	46
Hot Swap Next Capability Pointer Register (HS_NEXT; PCI:\$49)	46
Hot Swap Control/Status Register (HS_CSR; PCI:\$4A)	46

Maintenance	47
Maintenance	47
Maintenance Prints	47

List of Figures

Figure 1-1	VMICPCI-1120 Functional Block Diagram	19
Figure 1-2	Typical Input Configuration	21
Figure 2-1	Typical Voltage Sense Input	26
Figure 2-2	Location of User Replaceable Fuses	27
Figure 2-3	VMICPCI-1120 Front Panel	28
Figure 2-4	P1 Connector	30
Figure 2-5	VMICPCI-1120 with the Female Mini-Combicon 20-Position Header with Screw Terminals ..	31
Figure 2-6	J1 Connector	32

List of Tables

Table 1-1	PCI Configuration Registers.....	22
Table 2-1	VMICPCI-1120 Memory Space Map.....	29
Table 2-2	P1 Connector Pinout.....	30
Table 2-3	J1 Connector Pinout.....	32
Table 3-1	PCI Configuration Registers.....	36
Table 3-2	Hot Swap Control and Status Register Bit Map.....	38
Table 3-3	Board ID Register Bit Map.....	39
Table 3-4	Fail LED Register Bit Map.....	40
Table 3-5	Input Data Register 0 Bit Map.....	41
Table 3-6	PCI Configuration ID Register.....	42
Table 3-7	PCI Command Register.....	42
Table 3-8	PCI Status Register.....	43
Table 3-9	PCI Revision ID Register.....	44
Table 3-10	PCI Class Code Register.....	44
Table 3-11	PCI Header Type Register.....	44
Table 3-12	PCI Base Address Register for Memory Accesses to Local and Runtime Registers.....	44
Table 3-13	PCI Base Address Register for Memory Accesses to Local Address Space 0.....	45
Table 3-14	Hot Swap Control Register.....	46
Table 3-15	Hot Swap Next Capability Pointer Register.....	46
Table 3-16	Hot Swap Control/Status Registers.....	46

Overview

Contents

Functional Description	14
Related Documents	15
Safety Summary	16
Safety Symbols Used in This Manual	17

Introduction

The VMICPCI-1120 8-Channel AC Input board is designed to monitor the eight AC input signals and to provide isolation between the field and the CompactPCI bus host. The eight optically coupled inputs utilize the Hewlett Packard HCPL-3700 voltage threshold detecting optocoupler to achieve an isolation voltage of 1 kV to the CPCI bus. All eight AC input channels are monitored with one byte of data at relative offset address \$40. A logic one (1) represents AC is present on a particular channel, and a logic zero (0) represents AC is not present on that particular channel.

The VMICPCI-1120 board has several features as specified below:

1. Full Hot Swap compatible with high availability
2. 8 optically coupled AC voltage sensing inputs (250 VACrms maximum)
3. Input ranges of 70 VACrms \pm 2 VACrms (25 VACrms Hysteresis) ON threshold, 45 VACrms \pm 2 VACrms OFF threshold
4. 8-, 16-, 32-bit data transfers
5. Fail LED
6. Field replaceable fuses
7. 3U CPCI form factor
8. Compliance with *PCI Specification Revision 2.2 and Hot Swap CompactPCI PICMG 2.1 R1.0*
9. Screw terminal I/O Plug/header

WARNING: Dangerous voltages, capable of causing bodily injury, are present on this product. Use extreme caution when handling, testing, and adjusting.

Functional Description

The VMICPCI-1120 board contains input circuitry where the input voltage range and configuration of the inputs are set during manufacturing to respond to the following AC voltage ranges:

- $\leq 45 \text{ VACrms } (\pm 2 \text{ Vrms}) = \text{OFF condition}$
- $\geq 70 \text{ VACrms } (\pm 2 \text{ Vrms}) = \text{ON condition}$

There are four main registers for the VMICPCI-1120:

- Fail LED register
- Input Data register
- Hot Swap Control and Status register
- Board Identification register

The Fail LED is a status indicator under user software control. The offset address for the Fail LED is \$10 (bit 7). The default reset condition of the Fail LED is ON. This does not indicate a failure of the board, since the board does not contain any self-test capabilities.

The Input Data Register (IDR) is one byte of data at offset address \$40. The IDR provides positive true data polarity to the host for AC input monitoring. Positive true data polarity will present a logical one (1) to the CPCI bus corresponding to a logical one (1) generated by the input pins. This is due to the current flow in the optocoupler.

The Hot Swap Control and Status register provides status read-back for the Hot-Plug system driver to determine which board is driving ENUM#, and controlling the Hot Swap Blue Status LED on the front panel.

The Board Identification register (BID) is a fixed value register used for identification purposes. The BID is at offset address \$04 and has a value of \$1120 which represents the VMICPCI-1120 board.

Related Documents

For a detailed explanation of the PCI local bus and its characteristics, refer to the PCI Local Bus Specification from:

PCI Local Bus Specification, Revision 2.2

PCI Special Interest Group
P.O. Box 14070
Portland, OR 97214
(800) 433-5177 (U.S.)
(503) 797-4207 (International)

For a detailed explanation of the CompactPCI bus and its characteristics, refer to the *CompactPCI Specification, 2.0 R2.1* from:

PCI Industrial Manufacturers Group
(PICMG)
301 Edgewater Place
Suite 220
Wakefield, MA 01880 USA
(617) 224-1100
(503) 797-4207 (International)
Fax: (617) 224-1239
Web: www.PICMG.ORG

For a detailed explanation of the PLX PCI 9054 PCI Interface Chip and its characteristics, refer to the *PCI 9054 Data Book* (order No. 1030-54000-DTB) from:

PLX Technology
390 Potrero Ave.
Sunnyvale, CA 94086 USA
(800) 759-3735
Web: www.plxtech.com

For a detailed explanation of the HCPL-3700 Voltage Threshold Detecting Optocoupler and its characteristics, refer to the *Technical Data Sheet* available from:

Hewlett Packard Optoelectronics
Web: <http://ftp.agilent.com/pub/semiconductor/isolator/hcpl3700.pdf>

Physical Description and Specifications. Refer to *Product Specification*, 800-651120-000 available from:

VMIC
12090 South Memorial Parkway
Huntsville, Alabama 35803-3308, USA
(256) 880-0444
(800) 322-3616
FAX: (256) 882-0859
Web: www.vmic.com

Safety Summary

The following general safety precautions must be observed during all phases of the operation, service, and repair of this product. Failure to comply with these precautions or with specific warnings elsewhere in this manual violates safety standards of design, manufacture, and intended use of this product.

VMIC assumes no liability for the customer's failure to comply with these requirements.

Ground the System

To minimize shock hazard, the chassis and system cabinet must be connected to an electrical ground. A three-conductor AC power cable should be used. The power cable must either be plugged into an approved three-contact electrical outlet or used with a three-contact to two-contact adapter with the grounding wire (green) firmly connected to an electrical ground (safety ground) at the power outlet.

Do Not Operate in an Explosive Atmosphere

Do not operate the system in the presence of flammable gases or fumes. Operation of any electrical system in such an environment constitutes a definite safety hazard.

Keep Away from Live Circuits

Operating personnel must not remove product covers. Component replacement and internal adjustments must be made by qualified maintenance personnel. Do not replace components with power cable connected. Under certain conditions, dangerous voltages may exist even with the power cable removed. To avoid injuries, always disconnect power and discharge circuits before touching them.

Do Not Service or Adjust Alone

Do not attempt internal service or adjustment unless another person, capable of rendering first aid and resuscitation, is present.

Do Not Substitute Parts or Modify System

Because of the danger of introducing additional hazards, do not install substitute parts or perform any unauthorized modification to the product. Return the product to VMIC for service and repair to ensure that safety features are maintained.

Dangerous Procedure Warnings

Warnings, such as the example below, precede only potentially dangerous procedures throughout this manual. Instructions contained in the warnings must be followed.


WARNING

Dangerous voltages, capable of causing death, are present in this system. Use extreme caution when handling, testing, and adjusting.

Safety Symbols Used in This Manual




Indicates dangerous voltage (terminals fed from the interior by voltage exceeding 1000 V are so marked).



Protective conductor terminal. For protection against electrical shock in case of a fault. Used with field wiring terminals to indicate the terminal which must be connected to ground before operating equipment.



Low-noise or noiseless, clean ground (earth) terminal. Used for a signal common, as well as providing protection against electrical shock in case of a fault. Before operating the equipment, terminal marked with this symbol must be connected to ground in the manner described in the installation (operation) manual.



Frame or chassis terminal. A connection to the frame (chassis) of the equipment which normally includes all exposed metal structures.



Alternating current (power line).



Direct current (power line).



Alternating or direct current (power line).

STOP

The STOP symbol informs the operator that a practice or procedure should not be performed. Actions could result in injury or death to personnel, or could result in damage to or destruction of part or all of the system.

WARNING

The WARNING sign denotes a hazard. It calls attention to a procedure, a practice, or condition which, if not correctly performed or adhered to, could result in injury or death to personnel.

CAUTION

The CAUTION sign denotes a hazard. It calls attention to an operating procedure, a practice, or a condition, which, if not correctly performed or adhered to, could result in damage to or destruction of part or all of the system.

NOTE

The NOTE sign denotes important information. It calls attention to a procedure, a practice, a condition or the like, which is essential to highlight.

Theory of Operation

Contents

PCI Compatibility	20
Input Circuitry	21
Configuration Space	22

Introduction

The VMICPCI-1120 AC Input board is designed to provide isolation between the system hardware and the CPCI bus. The VMICPCI-1120 supports the following input threshold levels:

- $\leq 45 \text{ VACrms } (\pm 2 \text{ Vrms}) = \text{OFF}$
- $\geq 70 \text{ VACrms } (\pm 2 \text{ Vrms}) = \text{ON}$

The VMICPCI-1120 board address is assigned by the system's Basic Input/Output System (BIOS) during system power up per the PCI specification. Executing a read cycle to the data register latches field data in the Input Data Registers (IDR). The data is then routed to the proper data lines on the CompactPCI bus for the host to use.

Figure 1-1 is a block diagram of the basic functions of the VMICPCI-1120. The blocks will be discussed in more detail in the following sections.




Figure 1-1 VMICPCI-1120 Functional Block Diagram

PCI Compatibility

The VMICPCI-1120 board is a CompactPCI-Compatible Add-On Target/Slave device that provides an 8-, 16- or 32-bit connection to the CompactPCI bus. The board occupies 256 bytes of contiguous memory space and can be mapped onto any normal PCI memory address. The board does not utilize interrupts or DMA access, and the hardware does not require a **wait state**.

The VMICPCI-1120 is PCI local bus compliant (version 2.2), meeting all requirements of a full hot swap device in accordance with the *Hot Swap Specification PICMG 2.1 R1.0*. Rendering the VMICPCI-1120 capable of operating in a high availability system as outlined in the Hot Swap Specification.

Data Polarity

The VMICPCI-1120 has positive I/O data polarity. This means that when the applied input voltage causes the optocoupler to be active (turned on) it will result in a one (1) being seen at the CompactPCI bus.

Each of the 8 channels correspond to a single bit in the Input Data Register (IDR). Refer to the section "Input Circuitry" on the following page, and the section "Programming" of this manual for the complete description of the IDR and its bit definitions.

Input Circuitry

Figure 1-2 shows the basic topology for each input. The output of the optoisolator goes to an Input Data Register (IDR). When a CompactPCI bus read is performed on the input port, the IDR latches the data present at the output of the optoisolator. The data is held in this register while the on-board control logic steers the data to the appropriate CPCI bus data lines.




Figure 1-2 Typical Input Configuration

Inputs

The inputs are configured for Voltage Sensing with voltage thresholds set for:

- ≤ 45 VACrms (± 2 Vrms) = OFF
- ≥ 70 VACrms (± 2 Vrms) = ON
- Maximum AC input voltage is 250 Vrms
- Maximum input current is:
 - Average = 50 mA
 - Surge = 140 mA
 - Transient = 500 mA

Configuration Space

This portion of the theory of operation defines the programming model and usage rules for the configuration register space in PCI- and CompactPCI-compliant devices. The intent of the configuration space definition is to provide an appropriate set of configuration *hooks* which satisfies the needs of current and anticipated system configuration mechanisms.

Table 1-1 PCI Configuration Registers

PCI Configuration Register Address	To ensure compatibility with other versions of the PLX 9054 family and to ensure compatibility with future enhancements, write 0 to all unused bits.								PCI Writable	Serial EEPROM Writable
	31	24	23	16	15	8	7	0		
\$00	Device ID				Vendor ID				N	Y
\$04	Status				Command				Y	N
\$08	Class Code					Revision ID			N	Y
\$0C	BIST	Header Type		PCI Bus Latency Timer		Cache Line Size			Y	N
\$10	PCI Base Address 0: used for Memory-Mapped Configuration Registers (PCIBAR0)								Y	N
\$14	PCI Base Address 1: used for I/O-Mapped Configuration Registers (PCIBAR1)								Y	N
\$18	PCI Base Address 2: used for Local Address Space 0 (PCIBAR2)								Y	N
\$1C	PCI Base Address 3: used for Local Address Space 1 (PCIBAR3)								Y	N
\$20	Unused Base Address (PCIBAR4)								N	N
\$24	Unused Base Address (PCIBAR5)								N	N
\$28	Cardbus CIS Pointer (Not Supported)								N	N
\$2C	Subsystem ID			Subsystem Vendor ID					N	Y
\$30	PCI Base Address for Local Expansion ROM								Y	N
\$34	Reserved					New Capability Pointer			N	N
\$38	Reserved								N	N
\$3C	Max_Lat	Min_Gnt		Interrupt Pin		Interrupt Line			Y [7:0]	Y
\$40	Power Management Capabilities			Next_Cap Pointer		Capability ID			Y	N
\$44	Data	PMCSR Bridge Support Extensions		Power Management Control/Status Register					Y	N
\$48	Reserved	Control/Status Register		Next_Cap Pointer		Capability ID			PCI [23:16]	Y [15:0]
\$4C	VPD Address			Next_Cap Pointer		Capability ID			PCI [31:16]	N
\$50	VPD Data								Y	N

NOTE: Refer to *PCI Specification v2.2* for definitions of these registers. Registers that are hi-lighted with bold face type are used by the VMICPCI-1120 board. Registers that are not hi-lighted are reserved and should not be changed.

Configuration and Installation

Contents

Unpacking Procedures	24
Physical Installation and Hot Swap	25
Board Configuration	26
Address Selection	29
Connector Configuration	30

Introduction

For the physical description and specifications, refer to the *VMICPCI-1120 Specification (800-651120-000)*. This chapter describes the setup and configuration of the VMICPCI-1120 board. Cable configuration and board layout are also illustrated in this chapter.

Unpacking Procedures

CAUTION: Some of the components assembled on VMIC products can be sensitive to electrostatic discharge and damage can occur on boards that are subjected to a high-energy electrostatic field. When the board is placed on a bench for configuring, etc., it is suggested that conductive material be placed under the board to provide a conductive shunt. Unused boards should be stored in the same protective boxes in which they were shipped.

Upon receipt, any precautions found in the shipping container should be observed. All items should be carefully unpacked and thoroughly inspected for damage that may have occurred during shipment. The board(s) should be checked for broken components, damaged printed circuit board(s), heat damage, and other visible contamination. All claims arising from shipping damage should be filed with the carrier and a complete report sent to VMIC together with a request for advice concerning the disposition of the damaged item(s).

Physical Installation

Disconnect power from the equipment and insert the board into an appropriate slot of the chassis. While ensuring that the board is properly aligned and oriented in the supporting board guides, slide the board smoothly forward against the mating connector until firmly seated. This board can be installed in any slot position with a circle above the backplane; the slot with a triangle above the backplane is reserved for the system controller.



This symbol identifies the System Controller slot.



This symbol identifies the slot in which the VMICPCI-1120 can be installed.

Before Applying Power: Checklist

Before installing the board in a CompactPCI bus system, check the following items to ensure that the board is ready for the intended application.

1. Verify that the sections pertaining to theory of operation and programming, (Chapter 1 and Chapter 3), have been reviewed.
2. Verify that the I/O cables are properly terminated for the input/output connectors. Refer to *Connector Configuration* on page 30 for connector descriptions.

After the checklist above has been completed, the board can be installed in a CompactPCI bus system.

Physical Installation and Hot Swap

The VMICPCI-1120 is a Hot Swap compliant device. Hot Swap functionality allows the orderly insertion and removal of boards without adversely affecting system operation. The VMICPCI-1120 uses two pins, ENUM# and LEDon/LEDin, to implement the hardware aspect of Hot Swap functionality and uses the Hot Swap Control and Status Register (refer to Chapter 3 "Programming") to implement the software aspects of Hot Swap capabilities.

Board Removal, Ejector Switch and Blue LED

A microswitch (switch), located in the card-ejector mechanism of the VMICPCI-1120, is used to signal the impending removal of a board. This signal asserts ENUM#. The operator activates the switch and waits for the Blue LED to illuminate, indicating it is safe to remove the board from the chassis. See Figure 2-3 on page 28 for an illustration of the front panel LEDs.

Board Insertion

Upon insertion, the Blue LED is automatically illuminated by the VMICPCI-1120 hardware until the hardware connection process is completed. After the connection process is completed and the VMICPCI-1120 board has been configured, the Blue LED turns OFF and remains OFF until the software uses it to indicate that extraction is permitted.

ENUM# and LEDon/LEDin Signals

ENUM# is used to notify the host that a board has been freshly inserted or is about to be removed. This signal informs the host CPU that configuration of the system has changed. The host CPU then performs any necessary maintenance such as installing a device driver upon board insertion, or quiescing a device driver prior to board extraction.

ENUM# is an open collector based CompactPCI signal with a pull-up on the host. It can drive an interrupt or be polled by the system software. The CompactPCI Hot Swap System Driver on the host system manages the ENUM# sensing.

LEDon/LEDin is a VMICPCI-1120 signal that senses the position of the ejector handle on the front panel.

When a board is inserted into the system and reset, the VMICPCI-1120 acknowledges the state of the ejector switch. If this switch is open (ejector closed) the VMICPCI-1120 asserts ENUM# and sets the ENUM# Status Indicator bit (HS_CSR[7]) for board insertion.

When a board is about to be removed, the VMICPCI-1120 acknowledges the ejector switch is closed (ejector open), asserts ENUM#, and sets the ENUM# Status Indicator bit (HS_CSR[6]) for board removal. Once the user software turns ON the blue LED, the operator can then remove the board completely.

Board Configuration

The VMICPCI-1120 board is configured for voltage sensing.

Input Topology

Figure 2-1 shows the circuit topology for the voltage sensing configuration. Figure 2-2 on page 27 shows the location of user replaceable fuses.




Figure 2-1 Typical Voltage Sense Input

Fuses

The VMICPCI-1120 uses field replaceable fuses. Each channel has a corresponding fuse. The fuses are 250 VAC, with a 800 mA rating. The following figure illustrates the location of the fuses. Replacement fuses can be obtained from VMIC (P/N 343-000015-080) or Wickmann (vendor P/N 370-0800041).




Figure 2-2 Location of User Replaceable Fuses

Front Panel LED

The VMICPCI-1120 has ten LEDs on the front panel. Eight of the LEDs are channel status LEDs, one Fail LED, and the hot swap LED. Figure 2-3 is an illustration of the front panel.




Figure 2-3 VMICPCI-1120 Front Panel

WARNING: When a channel status LED is "ON," that indicates that a HIGH voltage is present on that particular input channel pair of pins.

Address Selection

The VMICPCI-1120 board occupies 256 bytes (64 longwords) of memory space. The choice of 256 bytes is dictated by the PCI host which will not properly recognize less. In fact, only the Fail_LED at \$10 and the Input Data Register (IDR) at \$40 are of interest. The Fail LED register bit 7 turns the front panel Fail LED ON and OFF (1=ON, 0 = OFF). The Input Data Register, bits 0 through 7, represent the input channels (1 = AC present, 0 = AC not present). The actual absolute memory address space is found at location \$18 of the configuration space (along with all other CompactPCI devices) as per PCI and CompactPCI requirements.

Memory Space Definition

The VMICPCI-1120 board reserves 256 bytes of memory space. Table 2-1 shows the VMICPCI-1120 Memory Space Map window. All registers can be read using Byte, Word, or Longword (Lword) accesses. Burst mode is also supported. The Fail LED register is the only register that the user can write to. The Fail LED register supports writes using Byte, Word, or Longword accesses.

Table 2-1 VMICPCI-1120 Memory Space Map

Register	PCI Offset Address	Description	Mnemonic	Value at Reset
Board ID	\$04	Board ID	BID	\$1120
Fail LED	\$10	Fail LED	Fail_LED	\$1180
Input Data Register	\$40	Input Data Register	IDR	\$11xx
----	\$44 - \$FF	Reserved	----	----

Connector Configuration

P1 Connector and Pinout

The front panel input connector (P1) is a Mini-Combicon header. Table 2-2 is the pinout for the P1 connector; Figure 2-4 illustrates the P1 connector. Figure 2-5 on page 31 illustrates the Mating Connector for the P1 connector.

Table 2-2 P1 Connector Pinout

Pin No.	Signal Description
1	Channel 0 A
2	Channel 0 B
3	Channel 1 A
4	Channel 1 B
5	Channel 2 A
6	Channel 2 B
7	Channel 3 A
8	Channel 3 B
9	Channel 4 A
10	Channel 4 B
11	Channel 5 A
12	Channel 5 B
13	Channel 6 A
14	Channel 6 B
15	Channel 7 A
16	Channel 7 B
17	Not Used
18	Not Used
19	Not Used
20	Not Used




Figure 2-4 P1 Connector

P1 Mating Connector

The mating connector is a Mini-Combicon 20-position mating screw terminal plug. VMIC recommends using a high quality wire that meets or exceeds the following:

Connection Capacity (Wire)


Solid or Stranded wire 28 to 16 AWG (0.14 to 1.5 mm)

Stripping Length - 7 to 9 mm

Internal Cylindrical Gage (IEC 947-1:1988) - A1

Mating Connector Screw Thread - M2

Mating Connector Screw Torque - 0.22 to 0.25 Nm



NOTE: Each VMICPCI-1120 is supplied with one mating screw terminal plug. Additional mating screw terminal plugs can be obtained from VMIC or Phoenix Contact. Phoenix Contact P/N 1847301 or VMIC P/N 321-000340-020.

Figure 2-5 VMICPCI-1120 with the Female Mini-Combicon 20-Position Header with Screw Terminals

J1 Connector and Pinout

The J1 connector on the VMICPCI-1120 is a 2mm DIN 32-bit, 5 V, CompactPCI bus connector. The metal shell (row F) of the J1 connector is connected to chassis ground. See the figure and table below for the J1 connector and pinout.




Table 2-3 : J1 Connector Pinout

Pin No.	Row A	Row B	Row C	Row D	Row E	Row F
25	+5 V	N/C	ENUM#	N/C	+5 V	GND
24	IN_AD[1]	+5 V	+5 V	IN_AD[0]	N/C	N/C
23	N/C	IN_AD[4]	IN_AD[3]	+5 V	IN_AD[2]	GND
22	IN_AD[7]	GND	N/C	IN_AD[6]	IN_AD[5]	N/C
21	N/C	IN_AD[9]	IN_AD[8]	GND	INC/BE[0]	GND
20	IN_AD[12]	GND	N/C	IN_AD[11]	IN_AD[10]	N/C
19	N/C	IN_AD[15]	IN_AD[14]	GND	IN_AD[13]	GND
18	INSERR	GND	N/C	INPAR	INC/BE[1]	N/C
17	N/C	N/C	N/C	GND	INPERR	GND
16	IN_DEVSEL	GND	+5 V	INSTOP#	INLOCK	N/C
15	N/C	IN_FRAME	INIRDY	GND	INTRDY	GND
12 through 14 are lost to the keying area						
11	IN_AD[18]	IN_AD[17]	IN_AD[16]	GND	INC/BE[2]	GND
10	IN_AD[21]	GND	N/C	IN_AD[20]	IN_AD[19]	N/C
9	INC/BE[3]	INIDSEL	IN_AD[23]	GND	IN_AD[22]	GND
8	IN_AD[26]	GND	+5 V	IN_AD[25]	IN_AD[24]	N/C
7	IN_AD[30]	IN_AD[29]	IN_AD[28]	GND	IN_AD[27]	GND
6	N/C	GND	N/C	CLK	IN_AD[31]	N/C
5	N/C	N/C	INRST	GND	N/C	GND
4	N/C	GND	+5 V	N/C	N/C	N/C
3	INTA	N/C	N/C	+5 V	N/C	GND
2	N/C	+5 V	N/C	N/C	N/C	N/C
1	+5 V	N/C	N/C	N/C	+5 V	GND

Figure 2-6 J1 Connector

Programming

Contents

VMICPCI-1120 Register Sets	34
Configuration Space Organization	36
Hot Swap Control and Status Register (HS_CSR)	38
Board ID Register (BID)	39
FAIL LED Register	40
Input Data Register	41
PCI Configuration Registers	42

Introduction

The VMICPCI-1120 board requires very little software. After performing any initialization, the user can perform a read/write operation to the appropriate register to modify/read the state of the field.

Where appropriate, information on programming these registers is provided. All values are in hexadecimal unless otherwise indicated.

VMICPCI-1120 Register Sets

To operate the VMICPCI-1120 board, the user must recognize that there are two separate registers sets, the PCI Configuration registers and the VMICPCI-1120 registers. Furthermore, the method of accessing the registers differs for the two groups and each of the two groups has a separate memory map.

The CompactPCI Specification has additional register sets, the Local Configuration and the Runtime registers. In the case of the VMICPCI-1120 these registers are not implemented and therefore are RESERVED and SHOULD NOT be altered.

PCI Configuration registers - This group of registers is defined by the PCI Specification and is similar for all PCI boards from any vendor. PCI Configuration registers can only be accessed through the PCI bus with Configuration Type 0 cycles. Configuration Type 0 cycles require special software code and are not the same as the standard memory or I/O read/write code. The PCI Configuration registers are preloaded during power up from an on-board serial PROM and then modified by the system BIOS during initialization. Many of the PCI Configuration registers are read-only and are rarely, if ever, modified by user programs. The one exception may be the Hot Swap Control and Status registers.

There are two registers within the PCI Configuration register that have a significant influence on the remaining registers:

- Base Address Register 0 (PCIBAR0)
- Base Address Register 2 (PCIBAR2)

Base Address Register 0 contains the starting address for memory mapped access to the Local Configuration register. Base Address Register 2 contains the starting address for memory mapped access to the VMICPCI-1120 registers. The values in the two Base Address registers are assigned by the system BIOS and will vary from system to system. User programs must have the capability to read these two registers.

VMICPCI-1120 registers - Unlike the previous groups of registers, the VMICPCI-1120 registers do not reside in the PLX 9054 device. Instead, they reside in a CPLD device that interfaces to the PLX 9054 through the Local bus. For the PLX 9054 the Local bus is configured in one of three ways:

1. M mode
2. C mode
3. J mode

The VMICPCI-1120 operates in the C mode. The Input Data, Fail LED, and Board ID registers implement the features unique to the VMICPCI-1120 operation. It is this group of registers that the user routines access to operate the board. Unlike the previous register groups, the VMICPCI-1120 registers are not preloaded to specific values through a serial PROM. Instead, the registers within the CPLD are hardwired to assume default states upon any event that causes a reset to the CPLD.

Local Configuration registers (Not Applicable) - This group of registers are located within the PLX 9054 interface device and define the basic mode(s) of operation for the particular board on which the device resides. Like the PCI Configuration registers, the Local Configuration registers are preloaded during power up by an on-board serial PROM. Furthermore, these registers are rarely changed from their initial values. The

PLX 9054 is a universal PCI interface, which supports many modes of operation and requires a large number of Local Configuration registers to support those modes. The VMICPCI-1120 is a direct slave (PCI Target) only board. Therefore, many of the Local Configuration registers are not applicable to the VMICPCI-1120 board and should not be altered.

Runtime registers (Not Applicable) - These registers are a subset of the Local Configuration registers. The registers differ from the other Local Configuration registers in that their contents are subject to frequent changes during operation of the device. A large portion of the Runtime registers is not applicable to VMICPCI-1120 operation and should not be altered.

Configuration Space Organization

This section defines the organization of Configuration Space registers and imposes a specific record structure or template on the 256-byte space. This space is divided into a predefined header region and a device-dependent region. Devices implement only the necessary and relevant registers in each region. A device's configuration space must be accessible at all times, not just during system boot. The predefined header region has a size of 64 bytes and every device must support the register layout of this region. This region consists of fields that uniquely identify the device and allow the device to be generically controlled. See Table 3-1 below.

Table 3-1 PCI Configuration Registers

PCI Configuration Register Address	To ensure compatibility with other versions of the PLX 9054 family and to ensure compatibility with future enhancements, write 0 to all unused bits.							PCI Writable	Serial EEPROM Writable	
	31	24	23	16	15	8	7	0		
\$00	Device ID				Vendor ID				N	Y
\$04	Status				Command				Y	N
\$08	Class Code					Revision ID			N	Y
\$0C	BIST	Header Type		PCI Bus Latency Timer		Cache Line Size			Y	N
\$10	PCI Base Address 0; used for Memory-Mapped Configuration Registers (PCIBAR0)								Y	N
\$14	PCI Base Address 1: used for I/O-Mapped Configuration Registers (PCIBAR1)								Y	N
\$18	PCI Base Address 2; used for Local Address Space 0 (PCIBAR2)								Y	N
\$1C	PCI Base Address 3: used for Local Address Space 1 (PCIBAR3)								Y	N
\$20	Unused Base Address (PCIBAR4)								N	N
\$24	Unused Base Address (PCIBAR5)								N	N
\$28	Cardbus CIS Pointer (Not Supported)								N	N
\$2C	Subsystem ID			Subsystem Vendor ID					N	Y
\$30	PCI Base Address for Local Expansion ROM								Y	N
\$34	Reserved					New Capability Pointer			N	N
\$38	Reserved								N	N
\$3C	Max_Lat	Min_Gnt		Interrupt Pin		Interrupt Line			Y [7:0]	Y
\$40	Power Management Capabilities			Next_Cap Pointer		Capability ID			Y	N
\$44	Data	PMCSR Bridge Support Extensions		Power Management Control/Status Register					Y	N
\$48	Reserved	Control/Status Register		Next_Cap Pointer		Capability ID			PCI [23:16]	Y [15:0]
\$4C	F	VPD Address		Next_Cap Pointer		Capability ID			PCI [31:16]	N
\$50	VPD Data								Y	N

NOTE: Refer to *PCI Specification v2.2* for definitions of these registers. Registers that are hi-lighted with bold face type are used by the VMICPCI-1120. Registers that are not hi-lighted are reserved and should not be changed.

Configuration Space Functions

The PCI bus has the potential for greatly increasing the ease with which systems can be configured. To realize this potential, all PCI devices must provide certain functions that system configuration software can utilize. This section lists the functions that need to be supported by PCI devices using the registers defined in the predefined header portion of the configuration space. The exact format of these registers (that is, number of bits implemented) is device-specific. However, some general rules must be followed. All registers must be capable of being read back, and the data returned must indicate the value that the device is actually using.

Configuration space is intended for configuration, initialization, and catastrophic error handling functions. Its use should be restricted to initialization software and error handling software. All operational software must continue to use I/O and/or memory space accesses to manipulate device registers.

Device Identification

Five fields in the predefined header deal with device identification. All PCI bus devices are required to implement these fields. Generic configuration software will be able to easily determine what devices are available on the system's PCI bus(es). All of these registers are read-only.

Vendor ID	This field identifies the manufacturer of the device. Valid vendor identifiers are allocated by the PCI SIG to ensure uniqueness. \$114A is VMIC's vendor ID.
Device ID	This field identifies the particular device. This identifier is allocated by the vendor. The Device ID for the VMICPCI-1120 is \$1120.
Revision ID	This register specifies a device-specific revision identifier. The value is chosen by the vendor. \$01 is the default.
Header Type	This byte identifies the layout of location \$10 through \$3F in configuration space and whether or not the device contains multiple functions. Bit 7 in this register is used to identify a multifunction device. If the bit is 0, then the device has multiple functions. Bits 6 through 0 specify the layout of locations \$10 through \$3F. One encoding, \$00, is defined and specifies the layout shown in Table 3-1 on page 36. All other encoding is reserved.
Class Code	The Class Code Register is used to identify the generic function of the device. The register is broken into three byte-size fields. The upper byte (at offset \$0B) is a base class code which broadly classifies the type of function the device performs. The middle byte (at offset \$0A) is a subclass code which identifies more specifically the function of the device. The lower byte (at offset \$09) identifies a specific register-level programming interface (if any) so that device-independent software can interact with the device. The VMICPCI-1120 Class Code value is \$1180.

Hot Swap Control and Status Register (HS_CSR)

The VMICPCI-1120 incorporates the PLX 9054 interface chip, which supports Hot Swap directly. A Control and Status Register is provided in Configuration Space. The Hot Swap Control and Status Register (HS_CSR) provides status read-back for the Hot-Plug system driver to determine which board is driving ENUM#. This register is also used to control the Hot Swap Blue Status LED on the front panel and to de-assert ENUM#.

Table 3-2 Hot Swap Control and Status Register Bit Map

Hot Swap Control and Status Register (HS_CSR): PCI Configuration Register (\$48), Read Only			
Bits 31 Through 24	Bits 23 Through 16	Bits 15 Through 8	Bits 7 Through 0
Reserved	Control Bits	Next_Cap Pointer Bits	Hot Swap ID

Hot Swap Control and Status Register Bit Definitions

Bits 31 Through 24: Reserved - These bits are currently reserved and should not be used. Write to zero.

Bits 23 Through 16: Control Bits [23:16] - This eight-bit control register is defined as follows.

Bit	Bit Description
23	ENUM# Status – Insertion (1 = board is inserted)
22	ENUM# Status – Removal (1 = board is being removed)
21	Not used
20	Not used
19	LED state (1 = LED on, 0 = LED off)
18	Not used
17	ENUM# Interrupt Enable (1 = de-assert, 0 = enable interrupt)
16	Not used

Bits 15 Through 8: Next_Cap Pointer Bits [15:8] - These bits either point to the next new capability structure, or are set to 0 if this is the last capability in the structure.

Bits 7 Through 0: Hot Swap ID – Bits [7:0] - These bits are set to a default value of 0x00.

Board ID Register (BID)

This is a read-only register that can assist in determining if the board is functioning properly. This register always reads \$1120 after a system reset.

Table 3-3 Board ID Register Bit Map

Board ID Register (BID): Relative Offset \$04, Read-Only, Byte							
Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
0	0	0	1	0	0	0	1

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0	0	1	0	0	0	0	0

FAIL LED Register

This register controls the Fail LED. Writing a one (1) to this bit turns the Fail LED ON. At power up or reset, this bit is set high causing the LED to be ON.

Table 3-4 Fail LED Register Bit Map

Fail LED Register (Fail_LED): Relative Offset \$10, Read/Write, Byte							
Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
0	0	0	1	0	0	0	1

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
LED	Reserved						

Fail LED Register Bit Definitions

Bits 15 through 8: These upper 8 bits reflect the Board ID upper bits.

Bit 7: **Fail LED Control Bit:**

1 = LED ON

0 = LED OFF

Bits 6 through 0: **Reserved** - These bits are currently reserved and should not be used. Write to zero (0).

Input Data Register

Table 3-5 list the channels and their associated register bit locations. Bits 7 through 0 represent the output circuitry for each channel.

Table 3-5 Input Data Register 0 Bit Map

Input Data Register (IDR): Relative Offset \$40, Read/Write, Word							
Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
0	0	0	1	0	0	0	1

Bit 07	Bit 06	Bit 05	Bit 04	Bit 03	Bit 02	Bit 01	Bit 00
CH07	CH06	CH05	CH04	CH03	CH02	CH01	CH00

Input Data Register Bit Definitions

Bits 15 through 8: These are the upper 8 bits of the Board ID. The bits always read \$11.

Bits 7 through 0: Bits 7 through 0 represents channels 7 through 0. A logic one (1) indicates AC is present on that channel.

Channel 0 Read Example

1. Obtain the VMICPCI-1120 Base Address from the PCI Configuration register at address \$18.
2. Add a relative offset of \$40 to the Base Address obtain in step 1.
3. Read the Input Data Register obtain in step 2.

PCI Configuration Registers

All registers may be written to or read from using Byte, Word, or Lword accesses.

PCI Configuration ID Register (PCIIDR; PCI:\$00)

Table 3-6 PCI Configuration ID Register

Bit	Description	Read	Write	Value after Reset
15:0	Vendor ID. Identifies the manufacturer of a device. Defaults to the PCI SIG-issued Vendor ID of PLX (\$10B5) if blank or if no serial EEPROM is present.	Yes	Local/Serial EEPROM	\$114A
31:16	Device ID. Identifies a particular device. Defaults to PLX part number for PCI interface chip (\$9054) if blank or no serial EEPROM is present.	Yes	Local/Serial EEPROM	\$1120

PCI Command Register (PCICR; PCI:\$04)

Table 3-7 PCI Command Register

Bit	Description	Read	Write	Value after Reset
0	I/O Space. Writing a one (1) allows the device to respond to I/O space accesses. Writing a zero (0) disables the device from responding to I/O space accesses.	Yes	Yes	1
1	Memory Space. Writing a one (1) allows the device to respond to Memory Space accesses. Writing a zero (0) disables the device from responding to Memory Space accesses.	Yes	Yes	1
2	Master Enable. Writing a one (1) allows device to behave as a Bus Master. Writing a zero (0) disables device from generating Bus Master accesses.	Yes	Yes	0
3	Special Cycle. Not Supported.	Yes	No	0
4	Memory Write and Invalidate Enable. Writing a one (1) enables Memory Write and Invalidate mode for Direct Master and DMA. (Refer to the DMA Mode register(s), DMAMODE0[13] and/or DMAMODE1[13].)	Yes	Yes	1
5	VGA Palette Snoop. Not Supported.	Yes	No	0
6	Parity Error Response. Writing a zero (0) indicates parity error is ignored and the operation continues. Writing a one (1) indicates parity checking is enabled.	Yes	Yes	0
7	Wait Cycle Control. Controls whether a device does address/data stepping. Writing a zero (0) indicates the device never does stepping. Writing a one (1) indicates the device always does stepping. (Hardcoded to 0.)	Yes	No	0
8	SERR# Enable. Writing a one (1) enables SERR# driver. Writing a zero (0) disables SERR# driver.	Yes	Yes	0
9	Fast Back-to-Back Enable. Indicates what type of fast back-to-back transfers a Master can perform on the bus. Writing a one (1) indicates fast back-to-back transfers can occur to any agent on the bus. Writing a zero (0) indicates fast back-to-back transfers can only occur to the same agent as in the previous cycle. Hardcoded to zero (0).	Yes	No	0
15:10	Reserved	Yes	No	\$0

PCI Status Register (PCISR; PCI:\$06)

Table 3-8 PCI Status Register

Bit	Description	Read	Write	Value after Reset
3:0	Reserved	Yes	No	\$0
4	New Capability Functions Support. Writing a one (1) supports new capabilities functions. If enabled, the first new capability function ID is located at PCI Configuration offset [\$40]. Can only be written from the local bus. Read-only from the PCI bus.	Yes	Local	0
5	Reserved	Yes	Yes	0
6	If this bit is set to one (1), the device supports User Definable Functions. Can only be written from the Local bus. Read-only from the PCI bus.	Yes	Local	0
7	Fast Back-to-Back Capable. Writing a one (1) indicates an adapter can accept fast back-to-back transactions. NOTE: Hardcoded to one (1).	Yes	No	1
8	Master Data Parity Error Detected. Set to one (1) when three conditions are met: 1) PLX 9054 asserted PERR# or acknowledged PERR# asserted; 2) PLX 9054 was bus master for operation in which error occurred; 3) Parity Error Response bit is set (PCICR[6]=1). Writing a one (1) clears this bit to zero (0).	Yes	Yes/Cir	0
10:9	DEVSEL# Timing. Indicates timing for DEVSEL# assertion. Writing a 01 sets this bit to medium. NOTE: Hardcoded to 01.	Yes	No	01
11	Target Abort. When this bit is set to a one (1), this indicates the PLX 9054 has signaled a Target Abort. Writing a one (1) clears this bit to zero (0).	Yes	Yes/Cir	0
12	Received Target Abort. When this bit is set to a one (1), this indicates the PLX 9054 has received a Target Abort signal. Writing a one (1) clears this bit to zero (0).	Yes	Yes/Cir	0
13	Received Master Abort. When this bit is set to a one (1), this indicates the PLX 9054 has received a Master Abort signal. Writing a one (1) clears this bit to zero (0).	Yes	Yes/Cir	0
14	Signal System Error. When this bit is set to a one (1), this indicates the PLX 9054 has reported a system error on SERR#. Writing a one (1) clears this bit to zero (0).	Yes	Yes/Cir	0
15	Detected Parity Error. When this bit is set to a (1), this indicates the PLX 9054 has detected a PCI bus parity error, even if parity error handling is disabled (the parity Error Response bit in the Command register is cleared). One of these conditions can cause this bit to be set: 1) PLX 9054 detected parity error during PCI Address phase; 2) PLX 9054 detected data parity error when it was the Target of a write; 3) PLX 9054 detected data parity error when performing Master Read operation. Writing a one (1) clears this bit to zero (0).	Yes	Yes/Cir	0

PCI Revision ID Register (PCIREV; PCI\$08, LOC: \$08)**Table 3-9** PCI Revision ID Register

Bit	Description	Read	Write	Value after Reset
7:0	Revision ID. Silicon revision of the PLX 9054.	Yes	Local/Serial EEPROM	1

PCI Class Code Register (PCICCR; PCI:\$09-\$0B)**Table 3-10** PCI Class Code Register

Bit	Description	Read	Write	Value after Reset
7:0	Register Level Programming Interface. None defined.	Yes	Local/Serial EEPROM	\$0
15:8	Subclass Code. Other data acquisition/signal processing controller (Per Revision 2.2 of PCI Specification.)	Yes	Local/Serial EEPROM	\$80
23:16	Base Class Code. Data acquisition and signal processing controller (Per Revision 2.2 of PCI Specification.)		Local/Serial EEPROM	\$11

PCI Header Type Register (PCIHTR; PCI:\$0E)**Table 3-11** PCI Header Type Register

Bit	Description	Read	Write	Value after Reset
6:0	Configuration Layout Type. Specifies layout of bits \$10 through \$3F in configuration space. Only one encoding, \$0, is defined. All other encodings are reserved.	Yes	Local	\$0
7	Header Type. Writing a one (1) indicates multiple functions. Writing a zero (0) indicates single function.	Yes	Local	\$0

PCI Base Address Register for Memory Accesses to Local and Runtime Registers (PCIBAR0; PCI:\$10)**Table 3-12** PCI Base Address Register for Memory Accesses to Local and Runtime Registers

Bit	Description	Read	Write	Value after Reset
0	Memory Space Indicator. Writing a zero (0) indicates the register maps into memory space. Writing a one (1) indicates the register maps into I/O space. Hardcoded to zero (0).	Yes	No	\$0
2:1	Location of Register. Values: 00-Located anywhere in 32-bit Memory Address space 01-located below 1 Mbyte Memory Address space 10-Located anywhere in 64-bit Memory Address space 11-Reserved Hardcoded to 00	Yes	No	00
3	Prefetchable. Writing a one (1) indicates there are no side effects on reads. Does not affect operation of the PLX 9054.	Yes	No	\$0

Table 3-12 PCI Base Address Register for Memory Accesses to Local and Runtime Registers (Continued)

Bit	Description	Read	Write	Value after Reset
7:4	Memory Base Address. Memory base address for access to Local, Runtime, and DMA registers (requires 256 bytes). Hardcoded to \$0	Yes	No	XX See Note
31:8	Memory Base Address. Memory base address for access to Local, Runtime, and DMA registers.	Yes	Yes	XX See Note

NOTE: Assigned by system BIOS during initialization.

PCI Base Address Register for Memory Accesses to Local Address Space 0 (PCIBAR2; PCI:\$18)

Table 3-13 PCI Base Address Register for Memory Accesses to Local Address Space 0

Bit	Description	Read	Write	Value after Reset
0	Memory Space Indicator. Writing a zero (0) indicates the register maps into memory space. Writing a one (1) indicates the register maps into I/O space. Specified in LAS0RR register..	Yes	No	0
2:1	Location of Register (If memory space). Values: 00 - Located anywhere in 32-bit Memory Address space 01 - Located below 1 Mbyte Memory Address space 10 - Located anywhere in 64-bit Memory Address space 11 - Reserved (Specified in LAS0RR register.) If I/O space, bit 1 is always zero (0) and bit 2 is included in the base address.	Yes	Mem: No I/O: bit 1 No bit 2 Yes	00
3	Prefetchable (If memory space). Writing a one (1) indicates there are no side effects on reads. Reflects value of LAS0RR[3] and provides only status to the system. Does not affect operation of the PLX 9054. Prefetching functions of this address space are controlled by the associated Bus Region Description register. (Specified in LAS0RR register.) If I/O space, bit 3 is included in the base address.	Yes	No	\$0
31:4	Memory Base Address. Memory base address for access to Local Address Space 0. PCIBAR2 can be enabled or disabled by setting or clearing the Space 0 Enable bit (LAS0BA[0]).	Yes	Yes	X See Note

NOTE: Assigned by system BIOS during initialization.

Hot Swap Control Register (HS_CNTL; PCI:\$48)**Table 3-14** Hot Swap Control Register

Bit	Description	Read	Write	Value after Reset
7:0	Hot Swap ID	Yes	Serial EEPROM	\$06

Hot Swap Next Capability Pointer Register (HS_NEXT; PCI:\$49)**Table 3-15** Hot Swap Next Capability Pointer Register

Bit	Description	Read	Write	Value after Reset
7:0	Next_Cap Pointer. Points to the location of the next item in the capabilities linked list. If Hot Swap is the last item in the list, then this register should be set to zero (0).	Yes	Serial EEPROM	\$4C

Hot Swap Control/Status Register (HS_CSR; PCI:\$4A)**Table 3-16** Hot Swap Control/Status Registers

Bit	Description	Read	Write	Value after Reset
0	Reserved	Yes	No	0
1	ENUM# Interrupt Clear. Writing a zero (0) enables the interrupt. Writing a one (1) clears the interrupt.	Yes	PCI Yes/Clr	0
2	Reserved	Yes	No	0
3	LED Software On/Off Switch. Writing a one (1) turns on the LED. Writing a zero (0) turns the LED off .	Yes	PCI	0
4	Reserved	Yes	No	0
5	Reserved	Yes	No	0
6	ENUM# Status Indicator for Board Removal. Writing a one (1) reports the ENUM# assertion for removal process.	Yes	PCI Only	0
7	ENUM# Status Indicator for Board Insertion. Writing a one (1) reports the ENUM# assertion for insertion process.	Yes	PIC Only	0
15:8	Reserved	Yes	No	\$0

Maintenance

Maintenance

This section provides information relative to the care and maintenance of VMIC's products. If the products malfunction, verify the following:

- System power
- Software
- System configuration
- Electrical connections
- Board is fully inserted into the proper connector location
- Connector pins are clean and free from contamination
- No components of adjacent boards are disturbed when inserting or removing the board from the chassis
- Quality of cables and I/O connections

If products must be returned, contact VMIC for a Return Material Authorization (RMA) Number. **This RMA Number must be obtained prior to any return.**

VMIC's Customer Service can be reached by any of the following:

Direct: 256-650-8398

Toll-Free Direct: 800-240-SRVC (7782)

FAX: 256-650-7245

Email: customer.service@vmic.com

Maintenance Prints

User-level repairs are not recommended. The drawings and tables in this manual are for reference purposes only.