

VMIPCI-1335
PCI bus-Compatible
16-Channel
Optically Coupled Digital Input Board

Product Manual



12090 South Memorial Parkway
Huntsville, Alabama 35803-3308, USA
(256) 880-0444 ♦ (800) 322-3616 ♦ Fax: (256) 882-0859

COPYRIGHT AND TRADEMARKS


© Copyright March, 2000. The information in this document has been carefully checked and is believed to be entirely reliable. While all reasonable efforts to ensure accuracy have been taken in the preparation of this manual, VMIC assumes no responsibility resulting from omissions or errors in this manual, or from the use of information contained herein.

VMIC reserves the right to make any changes, without notice, to this or any of VMIC's products to improve reliability, performance, function, or design.

VMIC does not assume any liability arising out of the application or use of any product or circuit described herein; nor does VMIC convey any license under its patent rights or the rights of others.

For warranty and repair policies, refer to VMIC's Standard Conditions of Sale.

AMXbus, BITMODULE, COSMODULE, DMAbus, Instant OPC wizard logo, IOMax™, IOWorks Access, IOWorks Foundation, IOWorks man figure, IOWorks Manager, IOWorks Server, MAGICWARE, MEGAMODULE, PLC ACCELERATOR (ACCELERATION), Quick Link, RTnet, Soft Logic Link, SRTbus, TESTCAL, "The Next Generation PLC", The PLC Connection, TURBOMODULE, UCLIO, UIOD, UPLC, Visual Soft Logic Control(ler), *VMEaccess*, *VMEmanager*, *VMEmonitor*, VMEnet, VMEnet II, and *VMEprobe* are trademarks. The I/O Experts, The I/O Systems Experts, The Soft Logic Experts, and The Total Solutions Provider are service marks of VMIC.



(I/O man figure)



(Instant OPC wizard logo)



(IOWorks man figure)



The I/O man figure, IOWorks, UIOC, Visual IOWorks, and *WinUIOC* are registered trademarks of VMIC.

ActiveX is a trademark and Microsoft, Microsoft Access, MS-DOS, Visual Basic, Visual C++, Win32, Windows, Windows NT, and XENIX are registered trademarks of Microsoft Corporation.

Celeron and MMX are trademarks, and Intel and Pentium are registered trademarks of Intel Corporation.

PICMG and CompactPCI are registered trademarks of PCI Industrial Computer Manufacturers' Group.

Other registered trademarks are the property of their respective owners.

VMIC

All Rights Reserved

This document shall not be duplicated, nor its contents used for any purpose, unless granted express written permission from VMIC.

Table of Contents

Table of Contents	3
List of Figures	5
List of Tables	7
Overview	9
Functional Description	10
Related Documents	11
Safety Summary	12
Ground the System	12
Do Not Operate in an Explosive Atmosphere	12
Keep Away from Live Circuits	12
Do Not Service or Adjust Alone	12
Do Not Substitute Parts or Modify System	12
Dangerous Procedure Warnings	12
Safety Symbols Used in This Manual	13
Chapter 1 - Theory of Operation	15
PCI Compatibility	16
Data Polarity	17
Input Circuitry	18
Input Types	18
Configuration Space	19
Configuration Space Organization	19
Configuration Space Functions	20
Device Identification	20
Device Control	21
Device Status	23

Interrupt Line	24
Base Addresses	24
Address Maps	25
Chapter 2 - Configuration and Installation	29
Unpacking Procedures	30
Physical Installation	31
Before Applying Power: Checklist	31
Board Configuration	32
Address Selection	34
Connector Configuration	35
Chapter 3 - Programming	37
Control And Status Register (CSR)	38
Input Register Bit Definitions	39
Data Polarity	39
Maintenance	41
Maintenance Prints	42

List of Figures

Figure 1-1 VMIPCI-1335 Functional Block Diagram	15
Figure 1-2 Typical Input Configuration	18
Figure 1-3 Configuration Space Header	19
Figure 1-4 Command Register Layout	21
Figure 1-5 Status Register Layout	23
Figure 1-6 Base Address Register for Memory	25
Figure 1-7 Base Address Register for I/O	25
Figure 2-1 Typical Contact Sense Input	32
Figure 2-2 Typical Voltage Sense Input	32
Figure 2-3 P2 Connector Pin Layout	35
Figure 3-1 I/O and/or Memory Mapped Space Definition	37
Figure 3-2 Typical I/O (Regs 0 and 1) and Memory (Reg 2) Mapped Base Address Registers	39

List of Tables

Table 1-1 Command Register Bits	22
Table 1-2 Status Register Bits	24
Table 1-3 Bits 2/1 Encoding.....	26
Table 2-1 External Voltage.....	33
Table 2-2 P2 Pin Assignments	35
Table 3-1 Control and Status Register Bit Map.....	38
Table 3-2 Debounce Delay	38
Table 3-3 Input Data Register Bit Map.....	39

Overview

Contents

Functional Description	10
Related Documents	11
Safety Summary	12
Safety Symbols Used in This Manual	13

Introduction

The VMIPCI-1335 Optically Coupled Digital Input Board is designed to provide isolation between the field and the PCI bus host, and provides 16 optically coupled inputs. The inputs provide a sustained 1.5 kV of system isolation to the PCI bus. The inputs have a software selectable debounce timer to prevent false readings of mechanical switches or relays.

The VMIPCI-1335 Optically Coupled Digital Input Board has several features as specified below.

- a. 16 optically coupled voltage or contact sensing inputs
- b. External voltage on byte boundaries to supply power for contact sensing mode
- c. Front panel with standard subminiature 37-pin male D-shell connector
- d. Input ranges of 5 to 125 VDC
- e. 8-, 16-, or 32-bit data transfers
- f. Fail LED
- g. 1/2 card length
- h. Compliance with PCI Specification Revision 2.1

Functional Description

The VMIPCI-1335 board contains input circuitry that permits the user to select and configure the basic input functions. The input voltage range and configuration of the inputs are set during manufacturing according to the selected option.

A Control and Status Register (CSR) is used to control the state of the board. It allows the user to select one of eight possible input debounce times and provides control for the Fail LED. The purpose of the Fail LED is for status indication under user software control. The default reset condition of the Fail LED is ON. This does not indicate a failure of the board because the board does not contain any self-test capabilities.

Related Documents

Refer to the *PCI Local Bus Specification Revision 2.1* for a detailed explanation of the PCI bus. The *PCI Local Bus Specification Revision 2.1* is available from the following source:

PCI Local Bus Specification, Revision 2.1

PCI Special Interest Group

P.O. Box 14070

Portland, OR 97214

PH: (800) 433-5177 (U.S.A)

(503) 797-4207 (International)

FX: (503) 234-6762

Safety Summary

The following general safety precautions must be observed during all phases of the operation, service, and repair of this product. Failure to comply with these precautions or with specific warnings elsewhere in this manual violates safety standards of design, manufacture, and intended use of this product.

VMIC assumes no liability for the customer's failure to comply with these requirements.

Ground the System

To minimize shock hazard, the chassis and system cabinet must be connected to an electrical ground. A three-conductor AC power cable should be used. The power cable must either be plugged into an approved three-contact electrical outlet or used with a three-contact to two-contact adapter with the grounding wire (green) firmly connected to an electrical ground (safety ground) at the power outlet.

Do Not Operate in an Explosive Atmosphere

Do not operate the system in the presence of flammable gases or fumes. Operation of any electrical system in such an environment constitutes a definite safety hazard.

Keep Away from Live Circuits

Operating personnel must not remove product covers. Component replacement and internal adjustments must be made by qualified maintenance personnel. Do not replace components with power cable connected. Under certain conditions, dangerous voltages may exist even with the power cable removed. To avoid injuries, always disconnect power and discharge circuits before touching them.

Do Not Service or Adjust Alone

Do not attempt internal service or adjustment unless another person, capable of rendering first aid and resuscitation, is present.

Do Not Substitute Parts or Modify System

Because of the danger of introducing additional hazards, do not install substitute parts or perform any unauthorized modification to the product. Return the product to VMIC for service and repair to ensure that safety features are maintained.

Dangerous Procedure Warnings


Warnings, such as the example below, precede only potentially dangerous procedures throughout this manual. Instructions contained in the warnings must be followed.

WARNING Dangerous voltages, capable of causing death, are present in this system. Use extreme caution when handling, testing, and adjusting.

Safety Symbols Used in This Manual




Indicates dangerous voltage (terminals fed from the interior by voltage exceeding 1000 V are so marked).



Protective conductor terminal. For protection against electrical shock in case of a fault. Used with field wiring terminals to indicate the terminal which must be connected to ground before operating equipment.



Low-noise or noiseless, clean ground (earth) terminal. Used for a signal common, as well as providing protection against electrical shock in case of a fault. Before operating the equipment, terminal marked with this symbol must be connected to ground in the manner described in the installation (operation) manual.



Frame or chassis terminal. A connection to the frame (chassis) of the equipment which normally includes all exposed metal structures.



Alternating current (power line).



Direct current (power line).



Alternating or direct current (power line).



The STOP symbol informs the operator that a practice or procedure should not be performed. Actions could result in injury or death to personnel, or could result in damage to or destruction of part or all of the system.

WARNING Denotes a hazard. It calls attention to a procedure, a practice, or condition which, if not correctly performed or adhered to, could result in injury or death to personnel.

Caution Denotes a hazard. It calls attention to an operating procedure, a practice, or a condition, which, if not correctly performed or adhered to, could result in damage to or destruction of part or all of the system.

Note Denotes important information. It calls attention to a procedure, a practice, a condition or the like, which is essential to highlight.

Theory of Operation

Contents

PCI Compatibility

16

Data Polarity

17

Input Circuitry

18

Configuration Space

19

Introduction

The VMIPCI-1335 Optically Coupled Digital Input Board is designed to provide isolation between the system hardware and the PCI bus. The input threshold level is set during manufacturing according to the option ordered.

The VMIPCI-1335 board address is assigned by the system BIOS during system powerup per the PCI specification. Executing a read cycle to the data register latches field data in the Input Data Registers (IDR). The data is then routed to the proper data lines on the PCI bus for the host to use. Successive reads of the field data will present the same data that was latched from the previous read until the debounce timer expires. Only after expiration of the debounce timer will new data be stored in the IDR on a read cycle.

Figure 1-1 is a block diagram of the basic functions of the VMIPCI-1335. These blocks will be discussed in more detail in the following sections.




Figure 1-1 VMIPCI-1335 Functional Block Diagram

PCI Compatibility

The VMIPCI-1335 is a PCI Compatible Add-on Target Card which provides an 8-, 16-, or 32-bit connection to the PCI bus. The board occupies 64 bytes of contiguous I/O and memory mapped space and can be mapped onto any normal PCI I/O or memory address. The board does not utilize interrupts or DMA access and the hardware does not require a "wait state."

Data Polarity

The VMIPCI-1335 has negative I/O data polarity. This means that when the applied input voltage causes the optocoupler to be active (turned on) it will result in a zero (0) low state being seen at the PCI bus.

Input Circuitry

Figure 1-2 shows the basic topology for each input. The open-collector output of the optoisolator goes to an Input Data Register (IDR). When a PCI bus read is performed on the input port, the Input Data Register latches the data present at the output of the optoisolator. The data is held in these registers while the on-board control logic steers the data to the appropriate PCI bus data lines.

Resistor R_{VS} is an option dependent current limiting resistor. The value of this resistor is selected during manufacturing to provide the typical threshold specified for the option ordered. The pull-up resistor is provided in the contact sensing mode, and the resistance value is selected during manufacturing depending on the option ordered.




Figure 1-2 Typical Input Configuration

Input Types

The inputs can be configured for one of two types, either as Voltage Sensing or Contact Sensing. Pull-up resistors are provided for Contact Sensing and may be driven by an external voltage supplied by the user (see Figure 2-1 on page 34 and Table 2-1 on page 35). If the Contact Sensing option is selected, the user may need to use the reference ground pin provided on P2, pin 1. The signal is intended to provide a monitoring reference ground only, not to be used as a current return.

Note Since the reference ground input bypasses the optical isolators, the application of high voltage (perhaps due to a fault condition in the field) may cause damage to the PCI bus host.

Configuration Space

This portion of the theory of operation defines the programming model and usage rules for the configuration register space in PCI compliant devices. The intent of the PCI configuration space definition is to provide an appropriate set of configuration “hooks” which satisfies the needs of current and anticipated system configuration mechanisms.

Configuration Space Organization

This section defines the organization of configuration space registers and imposes a specific record structure or template on the 256-byte space. This space is divided into a predefined header region and a device dependent region. Devices implement only the necessary and relevant registers in each region. A device’s configuration space must be accessible at all times, not just during system boot. The predefined header region has a size of 64 bytes and every device must support the register layout of this region. This region consists of fields that uniquely identify the device and allow the device to be generically controlled. See Figure 1-3 below.

D31		D16 D15		D0
DEVICE ID 1335		VENDOR ID 114 A		\$00
STATUS 0000		COMMAND 0000		04h
CLASS CODE 00 80 00			REVISION ID 00	08h
BIST 00	HEADER TYPE 00	LATENCY TIMER 00	CACHE LINE SIZE 00	0Ch
BASE ADDR				10h
BASE ADDRESS REGISTERS				14h
				18h
				1Ch
				20h
				24h
RESERVED				28h
RESERVED				2Ch
EXPANSION ROM BASE ADDRESS				30h
RESERVED				34h
RESERVED				38h
MAX_LAT 00	MIN_GNT 00	INTERRUPT PIN 00	INTERRUPT LINE FF	3Ch

Figure 1-3 Configuration Space Header

All compliant devices must support the Vendor ID, Device ID, Command and Status fields in the header. Implementation of other registers is optional (that is, they can be treated as reserved registers) depending on device functionality. If a device supports the function that the register is concerned with, the device must implement it in the defined location and with the defined functionality.

Configuration Space Functions

PCI bus has the potential for greatly increasing the ease with which systems may be configured. To realize this potential, all PCI bus devices must provide certain functions that system configuration software can utilize. This section also lists the functions that need to be supported by PCI bus devices by way of registers defined in the predefined header portion of the configuration space. The exact format of these registers (that is, number of bits implemented) is device-specific. However, some general rules must be followed. All registers must be capable of being read back and the data returned must indicate the value that the device is actually using.

Configuration space is intended for configuration, initialization, and catastrophic error handling functions. Its use should be restricted to initialization software and error handling software. All operational software must continue to use I/O and/or memory space accesses to manipulate device registers.

Device Identification

Five fields in the predefined header deal with device identification. All PCI bus devices are required to implement these fields. Generic configuration software will be able to easily determine what devices are available on the system's PCI bus(es). All of these registers are read-only.

Vendor ID	This field identifies the manufacturer of the device. Valid vendor identifiers are allocated by the PCI SIG to ensure uniqueness. \$114A is VMIC's vendor ID.
Device ID	This field identifies the particular device. This identifier is allocated by the vendor. The Device ID for the VMIPCI-1335 is \$1335.
Revision ID	This register specifies a device-specific revision identifier. The value is chosen by the vendor. 80h is an acceptable value. This field should be viewed as a vendor-defined extension to the device ID.
Header Type	This byte identifies the layout of locations \$10 through \$3F in configuration space and also whether or not the device contains multiple functions. Bit 7 in this register is used to identify a multifunction device. If the bit is 0, then the device has multiple functions. Bits 6 through 0 specify the layout of addresses \$10 through \$3F. One encoding, \$00, is defined and specifies the layout shown in Figure 1-3 on page 19. All other encodings are reserved.

Class Code The Class Code register is used to identify the generic function of the device. The register is broken into three byte-size fields. The upper byte (at offset \$0B) is a base class code which broadly classifies the type of function the device performs. The middle byte (at offset \$0A) is a subclass code which identifies more specifically the function of the device. The lower byte (at offset \$09) identifies a specific register-level programming interface (if any) so that device-independent software can interact with the device.

Device Control

The Command register provides coarse control over a device's ability to generate and respond to PCI cycles. When a 0 is written to this register, the device is logically disconnected from the PCI bus for all accesses except configuration accesses. All devices are required to support this base level of functionality. Individual bits in the Command register may or may not be implemented depending on a device's functionality. For instance, devices that do not implement an I/O space probably will not implement a writable element at bit location 0 of the Command register. Devices typically come up with all zeros in this register. Figure 1-4 below, shows the layout of the register and Table 1-1 on page 22 explains the definitions of the different bits in the Command register.




Figure 1-4 Command Register Layout

Table 1-1 Command Register Bits

Bit Location	Bit Definitions
0	Controls a device's response to I/O space accesses. A value of zero disables the device response. A value of 1 allows the device to respond to I/O space accesses. State after RST# is 0.
1	Controls a device's response to Memory Space accesses. A value of 0 disables the device response. A value of 1 allows the device to respond to memory space accesses. State after RST# is 0.
2	Controls a device's ability to act as a master on the PCI bus. A value of 0 disables the device from generating PCI accesses. A value of 1 allows the device to behave as a bus master. State after RST# is 0.
3	Controls a device's action on Special Cycle Operations. A value of 0 causes the device to ignore all Special Cycle Operations. A value of 1 allows the device to monitor Special Cycle Operations. State after RST# is 0.
4	This is an enable bit for using the Memory Write and Invalidate command. When this bit is 1, masters may generate the command. When this bit is 0, Memory Write must be used instead. State after RST# is 0. This bit must be implemented by master devices that can generate the Memory Write and Invalidate command.
5	This bit controls how VGA-compatible devices handle accesses to VGA palette registers. When this bit is 1, special palette snooping behavior is enabled (i.e., device must not respond). When the bit is 0, the device should treat palette accesses like all other accesses. VGA-compatible devices should implement this bit.
6	This bit controls the device's response to parity errors. When the bit is set, the device must take its normal action when a parity error is detected. When the bit is 0, the device must ignore any parity errors that it detects and continue normal operation. This bit's state after RST# is 0. Devices that check parity must implement this bit. Devices are still required to generate parity even if parity checking is disabled.
7	This bit is used to control whether or not a device does address/data stepping. Devices that never do stepping must have this bit hardwired to 0. Devices that always do stepping must have this bit hardwired to 1. Devices that can do either should make this bit read/write and have it initialize to 1 after RST#.
8	This bit is an enable bit for the SERR# driver. A value of 0 disables the SERR# driver. A value of 1 enables the SERR# driver. This bit's state after reset is 0. All devices that have an SERR# pin must implement this bit. This bit (and bit 6) must be ON to report address parity errors.
9	This optional read/write bit controls whether or not a master can do fast back-to-back transactions to different devices. Initialization software will set the bit if all targets are fast back-to-back capable. A value of 1 means the master is allowed to generate fast back-to-back transactions to different agents. A value of 0 means fast back-to-back transactions are only allowed to the same agent.
10-15	Reserved

Device Status

The Status register is used to record status information for PCI bus related events. The definition of each of the bits is given in Table 1-2 on page 24, and the layout of the register is shown in Figure 1-5 below. Devices would not need to implement all bits, depending on device functionality. For instance, a device that acts as a target but will never signal target-abort, would not implement bit 11.

Reads to this register behave normally. Writes are slightly different in that the bits can be reset, but not set. A bit is reset whenever the register is written, and the data in the corresponding bit location is a 1. For instance, to clear bit 14 and not affect any other bits, write the value 0100_0000_0000_0000b to the register.




Figure 1-5 Status Register Layout

Table 1-2 Status Register Bits

Bit Location	Descriptions
0 through 6	Reserved
7	This optional read-only bit indicates whether or not the target is capable of accepting fast back-to-back transactions when the transactions are not to the same agent. This bit can be set to 1 if the device can accept these transactions, and must be set to 0 otherwise.
8	This bit is only implemented by bus masters. It is set when three conditions are met: 1) the bus agent asserted PERR# itself or observed PERR# asserted; 2) the agent setting the bit acted as the bus master for the operation in which the error occurred; and 3) the Parity Error Response bit (Command register) is set.
9 and 10	These bits encode the timing of DEVSEL#. The bits are encoded as 00b for fast, 01b for medium, and 10b for slow (11b is reserved). These bits are read-only and must indicate the slowest time that a device asserts DEVSEL# for any bus command except Configuration Read and Configuration Write.
11	This bit must be set by a target device whenever it terminates a transaction with Target-Abort. All master devices must implement this bit.
12	This bit must be set by a master device whenever the target terminates a transaction with Target-Abort. All master devices must implement this bit.
13	This bit must be set by a master device whenever its transaction (except for Special Cycle) is terminated with Master-Abort. All master devices must implement this bit.
14	This bit must be set whenever the device asserts SERR#. Devices which will never assert SERR# do not need to implement this bit.
15	This bit must be set by the device whenever it detects a parity error, even if parity error handling is disabled as controlled by bit 6 in the Command register.

Interrupt Line

The VMIPCI-1335 does not utilize interrupts.

Base Addresses

One of the most important functions for enabling superior configurability and ease-of-use is the ability to relocate PCI devices in the address spaces. At system powerup, device independent software must be able to determine what devices are present, build a consistent address map, and determine if a device has an expansion ROM. Each of these areas is covered in the following sections.

Address Maps

Powerup software needs to build a consistent address map before booting the machine to an operating system. This means it must determine how much memory is in the system, and how much address space the I/O controllers in the system require. After determining this information, powerup software can map the I/O controllers into reasonable locations and proceed with system boot. In order to do this mapping in a device independent manner, the base registers for this mapping are placed in the predefined header portion of configuration space.




Figure 1-6 Base Address Register for Memory

Bit 0 in all base registers is read-only and used to determine whether the register maps into Memory or I/O space. Base registers that map to Memory space must return a zero (0) in bit 0. Base registers that map to I/O space must return a one (1) in bit 0.




Figure 1-7 Base Address Register for I/O

Base registers that map into I/O space are always 32 bits with bit 0 hardwired to a 1, bit 1 is reserved and must return 0 on reads, and the other bits are used to map the device into I/O space.

Base registers that map into Memory space (Figure 1-6 on page 25 can be 32 bits wide to support mapping into a 64-bit address space) with bit 0 hardwired to a 0. For memory base registers, bits 2 and 1 have an encoded meaning as shown in Table 1-3 below. Bit 3 should be set to 1 if the data is prefetchable, and reset to 0 otherwise. A device can mark a range as prefetchable if there are no side effects on reads, the device returns all bytes on reads regardless of the byte enables, and host bridges can merge processor writes into this range without causing errors. Bits 0 through 3 are read-only.

Table 1-3 Bits 2/1 Encoding

Bits 2/1	Definition
00	Base register is 32 bits wide and mapping can be done anywhere in the 32-bit memory space.
01	Base register is 32 bits wide but must be mapped below 1 Mbyte in memory space.
10	Base register is 64 bits wide and can be mapped anywhere in the 64-bit address space.
11	Reserved

The number of upper bits that a device actually implements depends on how much of the address space the device will respond to. A device that wants a 1 Mbyte memory address space (using a 32-bit base address register) would build the top 12 bits of the address register hardwiring the other bits to zero (0).

Powerup software can determine how much address space the device requires by writing a value of all 1's to the register and then reading the value back. The device will return 0's in all "don't care" address bits, effectively specifying the address space required.

This design implies that all address spaces used are a power of two in size, and are naturally aligned. Devices are free to consume more address space than required, but decoding down to a 4 Kbyte space for memory and 256 bytes for I/O is suggested for devices that need less than those amounts. Devices that do consume more address space than they use are not required to respond to the unused portion of that address space.

Six DWORD locations are allocated for Base Address registers starting at offset \$10 in configuration space. The first Base Address register is always located at offset \$10. The second register may be at offset \$14 or \$18 depending on the size of the first. The offsets of subsequent Base Address registers are determined by the size of previous Base Address registers.

A typical device will require one memory range for its control functions. Some graphics devices may use two ranges, one for control functions and another for a frame buffer. A device that wants to map control functions into both memory and I/O space at the same time must implement two base registers (one Memory, one I/O). The driver for that device might only use one space in which case the other space will be unused. Devices should always allow control functions to be mapped into memory space.

Note Any device that has a range that behaves like normal memory, but doesn't participate in PCI's caching protocol, should mark the range as prefetchable. A linear frame buffer in a graphics device is an example of a range that should be marked prefetchable.

Refer to the *PCI Local Bus Specification Revision 2.1* for detailed information about PCI bus. The contact information to order the *PCI Local Bus Specification Revision 2.1* is given on page 11 of this manual.

Configuration and Installation

Contents

Unpacking Procedures	30
Physical Installation.....	31
Board Configuration	32
Address Selection.....	34
Connector Configuration	35

Introduction

For a physical description and specifications, refer to the 800-851335-000 specification sheet.

Unpacking Procedures

Caution Some of the components assembled on VMIC products can be sensitive to electrostatic discharge and damage can occur on boards that are subjected to a high-energy electrostatic field. When the board is placed on a bench for configuring, etc., it is suggested that conductive material be placed under the board to provide a conductive shunt. Unused boards should be stored in the same protective boxes in which they were shipped.

Upon receipt, any precautions found in the shipping container should be observed. All items should be carefully unpacked and thoroughly inspected for damage that might have occurred during shipment. The board(s) should be checked for broken components, damaged circuit board(s), heat damage, and other visible contamination. All claims arising from shipping damage should be filed with the carrier and a complete report sent to VMIC together with a request for advice about the disposition of the damaged item(s).

Physical Installation

Disconnect power from the equipment and insert the board into an appropriate slot of the chassis. While ensuring that the board is properly aligned and oriented in the supporting board guides, slide the board smoothly forward against the mating connector until firmly seated. This board can be installed in any slot position with a circle above the handle and also on the backplane, the slot with a triangle above the handle is reserved for the system controller.

Caution Do not install or remove the board while power is applied.

Before Applying Power: Checklist

Before installing the board in a CompactPCI bus system, check the following items to ensure that the board is ready for the intended application.

1. Verify that the sections pertaining to theory of operation and programming (Chapter 1 and Chapter 3) have been reviewed and applied to system requirements. ____
2. Verify that the I/O cables are properly terminated for the input/output connectors. Refer to "Connector Configuration" on page 35 for connector descriptions. ____

After the checklist above has been completed, the board can be installed in a CompactPCI bus system.

Board Configuration

The VMIPCI-1335 can be factory configured for voltage sensing or contact sensing modes. The contact sensing mode provides the user with two external voltage pins at P2, one per eight channels.

Input Topology

Figure 2-1 shows the circuit topology for contact sensing inputs. Figure 2-2 shows the circuit topology for the voltage sensing configuration. Table shows the two external voltage inputs and the input channels affected by each.




Figure 2-1 Typical Contact Sense Input

Note Isolation is on byte to byte boundary.




Figure 2-2 Typical Voltage Sense Input

Table 2-1 External Voltage

External Voltage	Channels Affected	P2 Pin
VEXT 0	Input Channels 0 through 7	21
VEXT 1	Input Channels 8 through 15	3

Address Selection

The VMIPCI-1335 occupies 64 bytes (16 longwords) of I/O space. The choice of 64 bytes is dictated by some PCI hosts which do not properly recognize less. In fact, only the first four bytes (1 longword) are of interest. The remaining 15 longwords are just copies of the first. The actual absolute I/O address space is assigned at configuration time (along with all other PCI devices) as per PCI requirements.

Connector Configuration

The panel input connector (P2) on the VMIPCI-1335 is a standard subminiature 37-pin male D-Shell. Figure 2-3 shows the pin layout of the P2 connector. Table 2-2 details the connector pin assignments. The card edge connector on the VMIPCI-1335 is a standard 32-bit, 5 V PCI bus connector.

Front View
(Cable Side) of P2
Connector




Table 2-2 P2 Pin Assignments

PIN	SIGNAL	PIN	SIGNAL
20	N/C	1	REF GND
21	VEXT 0	2	N/C
22	LOW IN 15	3	VEXT 1
23	LOW IN 14	4	HIGH IN 15
24	LOW IN 13	5	HIGH IN 14
25	LOW IN 12	6	HIGH IN 13
26	LOW IN 11	7	HIGH IN 12
27	LOW IN 10	8	HIGH IN 11
28	LOW IN 9	9	HIGH IN 10
29	LOW IN 8	10	HIGH IN 9
30	LOW IN 7	11	HIGH IN 8
31	LOW IN 6	12	HIGH IN 7
32	LOW IN 5	13	HIGH IN 6
33	LOW IN 4	14	HIGH IN 5
34	LOW IN 3	15	HIGH IN 4
35	LOW IN 2	16	HIGH IN 3
36	LOW IN 1	17	HIGH IN 2
37	LOW IN 0	18	HIGH IN 1
		19	HIGH IN 0

Figure 2-3 P2 Connector Pin Layout

Programming

Contents

Control And Status Register (CSR) 38
Input Register Bit Definitions..... 39

Introduction

The VMIPCI-1335 requires very little software. Although the VMIPCI-1335 reserves 64 bytes in I/O and memory mapped space, only 4 bytes (1 longword) are used. See Figure 3-1 below, and Figure 3-2 on page 39.




Figure 3-1 I/O and/or Memory Mapped Space Definition

Control And Status Register (CSR)

Bytes 3 and 2 of the I/O and/or memory mapped address space comprise the Control and Status Register for the VMIPCI-1335. The CSR is a 16-bit register that is used to control the board's Fail LED and Debounce timer. Table 3-1 shows the position of the bits used to perform these functions.

Table 3-1 Control and Status Register Bit Map

Control and Status Register, BYTE 3, Fail LED (READ/WRITE)							
Bit 31	Bit 30	Bit 29	Bit 28	Bit 27	Bit 26	Bit 25	Bit 24
Reserved							LED

Control and Status Register, BYTE 2, Debounce Timer (READ/WRITE)							
Bit 23	Bit 22	Bit 21	Bit 20	Bit 19	Bit 18	Bit 17	Bit 16
Reserved					DD 2	DD 1	DD 0

Control and Status Register Bit Definitions

- Bits 31 to 25:Reserved** These bits are reserved and will always read back as low. Data written to these locations will be lost and has no effect on the board.
- Bit 24: LED** **Fail LED Bit.** Writing this bit high will turn the Fail LED off. At powerup or reset, the bit is set low and the Fail LED is on.
- Bits 23 to 19:Reserved** These bits are reserved and will always read back as low. Data written to these locations will be lost and has no effect on the board.
- Bits 18 to 16:DD 2-0** **Debounce Delay Bits 2-0.** These three bits control the Debounce timer for all 16 inputs. They are used to select one of the eight possible debounce delays for the optically coupled inputs. At powerup or reset, these bits will default to 000 (1 μ s delay). Table 3-2 below lists the delays selected by the different bit combinations.

Table 3-2 Debounce Delay

CSR Bits			Debounce Delay
18	17	16	
0	0	0	1.0 μ sec
0	0	1	128 μ sec
0	1	0	256 μ sec
0	1	1	512 μ sec
1	0	0	3.07 msec
1	0	1	6.13 msec
1	1	0	9.18 msec
1	1	1	12.25 msec

Input Register Bit Definitions

Table 3-3 lists the input channels and their associated register bit locations. The Input Data Register can be read as a Byte, Word, or Longword.

Table 3-3 Input Data Register Bit Map

Input Data Register, BYTE 1 (READ ONLY)							
Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 09	Bit 08
CH 15	CH 14	CH 13	CH 12	CH 11	CH 10	CH 09	CH 08

Input Data Register, BYTE 0 (READ ONLY)							
Bit 07	Bit 06	Bit 05	Bit 04	Bit 03	Bit 02	Bit 01	Bit 00
CH 07	CH 06	CH 05	CH 04	CH 03	CH 02	CH 01	CH 00

Data Polarity

The VMIPCI-1335 has negative I/O data polarity. This means that when the applied input voltage causes the optocoupler to be active (turned on) it will result in a 0 being seen at the PCI bus.

EXAMPLE:

```
-> f 114a 1335 0
```

```

Bus# = 0
Dev ID = 1335
Status = 0
Class Code = ff0000
Base Addr Reg 0 = fe81
Base Addr Reg 1 = fd81
Base Addr Reg 2 = ffafff40
Base Addr Reg 3 = 0
Base Addr Reg 4 = 0
Base Addr Reg 5 = 0
Exp ROM Base = 0
Int pin = 0

Device_function# = 68
Vendor ID = 114a
Command = 107
Rev ID = 80

Int line = 0
->
```

Figure 3-2 Typical I/O (Regs 0 and 1) and Memory (Reg 2) Mapped Base Address Registers

Maintenance

Maintenance

This section provides information relative to the care and maintenance of VMIC's products. If the products malfunction, verify the following:

1. Software
2. System configuration
3. Electrical connections
4. Jumper or configuration options
5. Boards are fully inserted into their proper connector location
6. Connector pins are clean and free from contamination
7. No components of adjacent boards are disturbed when inserting or removing the board from the chassis
8. Quality of cables and I/O connections

If products must be returned, contact VMIC for a Return Material Authorization (RMA) Number. *This RMA Number must be obtained prior to any return.*

VMIC's Customer Service can be reached by any of the following:

Direct: 256-650-8398

Toll-Free Direct: 800-240-SRVC (7782)

FAX: 256-650-7245

Email: Customer.Service@vmic.com

Maintenance Prints

User-level repairs are not recommended. The appendix to this manual contains drawings and diagrams for reference purposes only.