

# VMIVME-4140 32-Channel 12-bit Analog Output Board

- 32 analog output channels
  - 10 mA maximum output current per channel
     One 12-bit D/A converter (DAC) per output channel
- 0.8 Ω output impedance
- Random update (nonscanning)
- Software or external synchronous update of double-buffered outputs
- Single reference potentiometer no other manual calibration required
- Automatic calibration initiated by reset or by software command
- Unipolar (0 to +10 V, 0 to +5 V, 0 to +2.5 V) or bipolar (±2.5, ±5, ±10 V) software selectable
- Discrete wire or mass-terminated cables
- Self-test
  - Extensive on-board diagnostic testing capability
- Outputs can be disconnected from the field for off-line self-testing
   Front panel status LED
- Front panel analog output connector
- Front panel reference voltage access

#### **APPLICATIONS**

- Data acquisition systems
- Control systems
- Precision analog stimulus
- Automatic test equipment (ATE)

**INTRODUCTION** — The VMIVME–4140 Analog Output Board provides 32 high quality analog output channels with 12-bit resolution, and can source or sink 10 mA at  $\pm$ 10 V. Each output has a dedicated D/A Converter (DAC) assigned to it. The analog outputs can be disconnected from the field wiring for off-line testing. Calibration and self-test are initiated by a VMEbus system reset or by execution of a software command. During calibration, a table of offset and gain coefficients is compiled and stored in RAM. There is an entry for offset and gain corresponding to each of the 32 channels configured in each of the 6 output voltage ranges.

# **ELECTRICAL CHARACTERISTICS**


(At +25  $^{\circ}$ C and rated power supplies unless otherwise noted.)

**Outputs:** Thirty-two or sixteen single-ended; one DAC per channel

Full-Scale Output:  $\pm 10$  V,  $\pm 5$  V,  $\pm 2.5$  V, 0 to  $\pm 2.5$  V, 0 to  $\pm 2.5$  V, 0 to  $\pm 10$  V (software selectable)

**Output Code:** Each 12-bit DAC accepts digital codes in offset binary or two's complement (software selectable)

Resolution: 12 bits



**Output Impedance:**  $< 0.8 \Omega$ , on-line  $> 10 M\Omega$ , off-line

**Output Current:**  $\pm 10$  mA, over the entire output voltage range

**Output Short Circuit Protection:** Indefinite short-to-common; transient overvoltage protected to  $\pm 25 \text{ V}$  (for one second)

Ordering Options									
June 8, 1994 800-004140-000 A		Α	В	С	-	D	Е	F	
VMIVME-4140	-	0	0		_				
AB = 00 (Options reserved for fut C = Number of Channels 0 = 32 Channels 1 = 16 Channels	ure us	ie)							
Cor Discre	nnec ete W			ıt					
Mating Connector		AMP No. 925486-1							
Female Crimp Contacts*		AMP No. 530151-6							
Connector Shell Housing		Harting No. 09 03 096 0501							
PC Board Connector			Panduit No. 120-964-033A						
*An AMP crimp	tool pa	art num	nber is	90301	-2.				
Front Panel Reference Voltage and Front Panel External Sync Connector Data									
Front Panel Connector		AMP No. 22726-3							
For Orderi 1-800-322-3616 or 1-25 E-mail: info@vrmic.co Copyright © N Specifications subj	56-880 m We Nover	0-0444 b Ade nber	4 • FA dress 1992	X (25 : www by VN	w.vmi /IIC	c.cor			

# VMIVME-4140

# FUNCTIONAL CHARACTERISTICS

**Self-Test:** Self-Test is run automatically after system reset. The Self-Test Register indicates success or failure and can indicate the channel which has failed.

**Front Panel Status LED:** The LED is illuminated after a system reset. The LED is extinguished on the successful completion of self-test and autocalibration. The LED can also be turned ON and OFF under software control.

**Front Panel Reference Voltage Access:** An isolated BNC connector on the front panel allows access to the internal reference voltage.

Front panel access to the corresponding reference voltage adjustment is provided.

**Calibration:** When autocalibration is initiated, either by a system reset or software command, an embedded DSP loads calibration output values into each of the output DACs which are read back into the DSP through a 16-bit ADC. This is repeated until a sufficient number of calibration points have been measured. A calibration table consisting of offset and gain corrections for each of the 32 outputs in each of the 6 voltage ranges is compiled and stored in RAM. These correction factors are recalled each time an output is changed.

**System Reset:** After a system reset, all outputs are in the off-line mode, all Control Registers are in their default state, self-test is initiated, and autocalibration is initiated.

**VMEbus Compliance:** This board complies with the VMEbus specification (ANSI/IEEE STD 1014–1987 IEC 821 and 297) with the following mnemonics:

Addressing Mode	Responding Address Modifiers
A32	\$09 (Extended nonprivileged
	data access) or
	\$0D (Extended supervisory data
	access
A24	\$39 (Standard nonprivileged
	data access) or
	\$3D (Standard supervisory data
	access)
A16	\$29 (Short nonprivileged I/O
	access) or
	\$2D (Short supervisory I/O
	access)
Data Accesses:	D16, D08(EO)


**Board Address:** The base VMEbus address is set by configuration of a jumper field. A jumper exists for each of the addresses A31 through A7; the address space occupied by this board is 128 consecutive bytes.

**VMEbus Access:** Address modifier bits are jumper selected and decoded to support nonprivileged, supervisory, and either nonprivileged or supervisory board accesses.

**Output Data Transfer:** Output data is stored in 32 16-bit registers. The board can be software configured to accept either two's complement or offset binary data.

Output change may be initiated by register access, however, outputs are double buffered which allows all channels to be synchronously updated by either a software or external trigger.

# Address Map:



# TRANSFER CHARACTERISTICS

## **Transfer Function:**

$$E_{OUT} = E_{OUTMIN} + (N_{DATA} \times E_{SPAN})$$

$$\frac{4,096}{4,096}$$

Where:

E<sub>OUT</sub> = Channel output voltage

- $E_{OUTMIN}$  = Negative end of range
- $N_{DATA}$  = Channel data from VMEbus
- $E_{SPAN}$  = Positive end of range minus negative end of range

Example: for the  $\pm 5$  V range:

$$E_{OUT} = -5 V + (N_{DATA} x 10 V)$$

$$\frac{4,096}{4,096}$$

#### **VMIVME-4140**



**Differential Nonlinearity:** 0.030 percent SPAN, maximum. Monotonic over the operating temperature range.

**Integral Nonlinearity:** 0.030 percent SPAN, maximum (referenced to best fit straight line)

**Accuracy, Initial**<sup>1</sup>: Maximum error at +25 °C: ±0.03 percent setting ±0.025 percent SPAN ±1.5 mV

Gain error

Offset error

Example: for a setting of +2.000 V on the  $\pm 5$  V range: Max Error =  $(\pm 0.03\% \times 2.000 \text{ V}) \pm (0.025\% \times 10 \text{ V})$   $\pm 1.5$ =  $\pm 0.6 \text{ mV} \pm 2.5 \text{ mV} \pm 1.5$ =  $\pm 4.6 \text{ mV}$ 

# **ACCURACY STABILITY**

**Temperature Effect:**  $\pm 35$  ppm setting  $\pm 25$  ppm SPAN  $\pm 30 \mu$ V, maximum drift per °C

**Long Term:**  $\pm 45$  ppm setting  $\pm 30$  ppm SPAN  $\pm 50 \mu$ V, maximum drift per 1,000 hr

Interchannel Crosstalk Rejection: 70 dB minimum, DC - 1 kHz

# Output Noise<sup>2</sup>:

4 mV p-p maximum at  $3\sigma$  (10 Hz to 10 kHz) 30 mV p-p maximum at  $3\sigma$  (10 Hz to 20 MHz)

**Transition Impulse:** 5  $\mu$ V-s, maximum spike during data transition

**BIT Switch Impulse:** 1 µV-s, maximum spike during channel change

# Settling Time (0.01 Percent):

18  $\mu$ s, step = 100 percent SPAN 12  $\mu$ s, step = 50 percent SPAN

# ACCESS TIME <sup>3</sup>

Write Access Time: 500 ns maximum at data transfer rates less than 200 kHz

Maximum Sustainable VMEbus Data Transfer Rate: 200 kHz, minimum

## PHYSICAL/ENVIRONMENTAL

External Trigger <sup>4</sup> : Polarity: Programmable Level: TTL, VIH = 2.0 V; VIL = 0.8 V Pulse Width: 1 µs, minimum

**Dimensions:** Standard VME double height board 6U form factor (160 x 233.5 mm)

Weight (Mass): 0.7 kgm maximum

**Temperature:** 0 to 65 °C, operating -25 to +85 °C, storage

Relative Humidity: 20 to 80 percent, noncondensing

Cooling: Normal VMEbus chassis forced air circulation

**Power Requirements:** +5 VDC at 4.0 A maximum; outputs fully loaded

Altitude: Operation to 3,000 m

# TRADEMARKS

The VMIC logo is a registered trademark of VMIC. Other registered trademarks are the property of their respective owners.

<sup>1.</sup> Initial accuracy is established when the board is channel-calibrated directly after reference calibration.

<sup>2.</sup> Output noise is specified at 3s standard deviations, which includes 99.7 percent of all noise peaks for a normal distribution. Glitch (transition) and BIT-switching noise is not included.

<sup>3.</sup> Access time is specified as the delay from active Data Strobes to DTACK.

<sup>4.</sup> May be accessed from a front panel BNC connector or from the VMEbus P2 connector.






Figure 1. VMIVME-4140 Functional Block Diagram