

**V775**

32 Channel Multievent TDC (35÷300 ps)



- High channel density
- 12 bit resolution
- 5.7  $\mu$ s / 32 ch conversion time
- 600 ns fast clear time
- Zero and overflow suppression for each channel
- $\pm 0.1\%$  integral non linearity
- $\pm 1.5\%$  differential non linearity
- 32 event buffer memory
- BLT32/MBLT64/CBLT32/CBLT64 data transfer
- Multicast commands
- Libraries, Demos (C and LabView) and Software tools for Windows and Linux

The Mod. V775 is a 1-unit wide VME 6U module housing 32 Time-to-Digital Conversion channels. The Full Scale Range can be selected via VME from 140 ns to 1.2  $\mu$ s with 8 bit resolution. The board can operate both in COMMON START and in COMMON STOP mode. Each time interval between the COM signal and the input signal is converted into a voltage level by the TAC sections. The outputs of the TAC sections are multiplexed and subsequently converted by two fast ADC modules (5.7  $\mu$ s conversion time). The integral non linearity is  $\pm 0.1\%$  of full scale range (FSR), measured from 2% to 97% of FSR; the differential non linearity is  $\pm 1.5\%$  of FSR, measured from 3% to 100% of FSR. The ADCs use a sliding scale technique to reduce the differential non-linearity. Programmable zero suppression, multievent buffer memory, trigger counter and test features complete the flexibility of the unit. The module works in A24/A32 ADDRESS mode. The data transfer occurs in D16, D32, BLT32 or MBLT64 mode. The unit supports also the Chained Block Transfer (CBLT32/CBLT64) and the Multicast commands. The board supports the live insertion that allows inserting or removing them into the crate without switching it off.

<b>Packaging</b>	1-unit wide 6U VME module (version AA requires the V430 backplane)
<b>Inputs</b>	32 ECL inputs, 110 Ohm impedance
<b>Resolution</b>	12 bit
<b>Full Scale Range</b>	VME programmable from 140 to 1200 ns (if sliding Scale is used FSR is reduced from 4095 to 3840 counts)
<b>LSB</b>	VME programmable from 35 to 300 ps
<b>RMS Noise</b>	0.8 counts typical, 2 counts maximum
<b>Integral non linearity</b>	$\pm 0.1\%$ of FSR (measured from 5% to 95% of 3840 counts)
<b>Differential non linearity</b>	$\pm 1\%$ (measured from 5% to 95% of 3840 counts)
<b>Interchannel Isolation</b>	> 66 dB
<b>Power rejection</b>	0.01 count/mV (+5V); 0.02 count/mV (-5V) 0.005 count/mV (+12V); 0.001 count/mV (-12V)
<b>Fast clear time</b>	600 ns
<b>Conversion time</b>	5.7 $\mu$ s for all channels
<b>Minimum Start/Stop delay</b>	Common Start mode: 14 ns Common Stop mode: 4 ns

<b>Zero suppression</b>	Threshold values programmable in: 16 ADC counts steps over the entire FSR 2 ADC counts steps over 1/8 of FSR
<b>GATE COMMON input</b>	Two LEMO 00 bridged connectors, NIM signal, high impedance Common Start/Stop signal
<b>Control inputs</b>	active-high, differential ECL input signals: RST: resets PEAK sections, MEB status and control registers VETO: inhibits the conversion of the peaks FCLR: FAST CLEAR of TAC sections COM: Common Start/Stop signal
<b>Control outputs</b>	differential ECL output signals: DRDY: indicates the presence of data BUSY: board full, resetting, converting or in MEMORY TEST mode
<b>VME interface</b>	A24/A32 Geographical Addressing Multicast commands D16/D32,BLT21/MBLT64,CBLT32/CBLT64

---

CAEN S.p.A. - PI 00864500467 | REA: LU 102690 | C.I.V.: 500.000 €

Copyright © 2011 CAEN S.p.A. All rights reserved. Use of this website signifies your agreement to our [Online Privacy Policy](#) - [Credits](#).