Difference between revisions of "March 18th 2022"
From Hall A Wiki
| (One intermediate revision by the same user not shown) | |||
| Line 13: | Line 13: | ||
***cables adaptors | ***cables adaptors | ||
***one undergrad SULI | ***one undergrad SULI | ||
| − | + | ***ADC output for CDet | |
**HV | **HV | ||
***Rpi1 - architecture different - VTP OS - Rpi3 | ***Rpi1 - architecture different - VTP OS - Rpi3 | ||
| Line 22: | Line 22: | ||
*Discussion more than 6 samples | *Discussion more than 6 samples | ||
| + | |||
| + | *Helicity, multiple stream | ||
| + | **replicate data | ||
| + | **or interleave | ||
Latest revision as of 11:01, 18 March 2022
- Updates
- HCal
- turned back electronics
- meeting with data science group for ML - VETROC
- 2 VETROC for HCAL + TDC
- cable adaptor + cables
- Clock : VETROC on left - FADC on right side on top crate
- received fibers
- CDet
- got new set of cables and resistors
- Bogdan order new spare PMTs
- VETROC
- cables adaptors
- one undergrad SULI
- ADC output for CDet
- HV
- Rpi1 - architecture different - VTP OS - Rpi3
- architecture different
- new RPI
- HCal
- configuration from CODA datafiles
- Discussion more than 6 samples
- Helicity, multiple stream
- replicate data
- or interleave
