Difference between revisions of "BBCAL Documents"

From Hall A Wiki
Jump to: navigation, search
 
(17 intermediate revisions by 2 users not shown)
Line 6: Line 6:
 
==BigBite How-to ==
 
==BigBite How-to ==
 
Adjusting High Voltage using GUI [[https://userweb.jlab.org/~efuchey/SBS_BB/Documents/Howto_BB_HV.pdf ‎pdf]]
 
Adjusting High Voltage using GUI [[https://userweb.jlab.org/~efuchey/SBS_BB/Documents/Howto_BB_HV.pdf ‎pdf]]
 +
==BBCal dimensions ==
 +
*[https://sbs.jlab.org/cgi-bin/DocDB/private/ShowDocument?docid=107 File with 3D and 2D CAD drawings of BB detector stack]. Last page has relative z-distance of detectors.
 
==Cable Layout in the Hall==
 
==Cable Layout in the Hall==
 
*BBCal cable layout in Hall A [[Media:cable_length_test.pdf| (pdf,]] [[Media:cable_length_test.pptx| pptx)]]
 
*BBCal cable layout in Hall A [[Media:cable_length_test.pdf| (pdf,]] [[Media:cable_length_test.pptx| pptx)]]
 +
 +
==Detector Maps==
 +
*Shower elementID vs rows and columns numbers[[Media:sh_det_map.pdf| (pdf)]]
 +
*Preshower elementID vs rows and columns numbers[[Media:PS_detMap.pdf| (pdf)]]
 +
 +
==Cable Mapping at Front End==
 +
*BBCAL mapping at front end patch panels [[https://userweb.jlab.org/~efuchey/SBS_BB/CablingMaps/Shower500nsCablesMap.pdf link]]
 +
*BBCAL mapping at front end summer modules [[https://userweb.jlab.org/~efuchey/SBS_BB/CablingMaps/BBlogicCablesMap.pdf link]]
  
 
==Cable Mapping at Weldment ==
 
==Cable Mapping at Weldment ==
Line 19: Line 29:
 
*RPI 17 and 18 [[Media:HVmap.xlsx| (xlsx)]]
 
*RPI 17 and 18 [[Media:HVmap.xlsx| (xlsx)]]
  
==Trigger Monitor==
+
==Trigger Logic and Monitor==
 +
*Introduction to the BigBite Trigger Logic [[https://hallaweb.jlab.org/wiki/images/5/57/BBtrig_introductory.pdf link]]
 
*Trigger Monitor Patch panels at Weldment and Front End  [[Media:Trigger_monitor_patch_panel.pdf| (pdf)]]
 
*Trigger Monitor Patch panels at Weldment and Front End  [[Media:Trigger_monitor_patch_panel.pdf| (pdf)]]
 
*NIM to ECL units for trigger monitor[[Media:NIM_TO_ECL.pdf| (pdf)]]
 
*NIM to ECL units for trigger monitor[[Media:NIM_TO_ECL.pdf| (pdf)]]
 +
  
 
==DAQ==
 
==DAQ==
*FADC Addresses [[Media:Fadc_addresses.png| (png)]]
+
*FADC Addresses [[Media:Fadc_addresses.png| (png)]]
 +
** The position of the word matches the position of the switch, if the VME connector is on the right.
 +
 
 +
==BigBite Block Dimensions==
 +
*BigBite shower and preshower block dimensions [https://sbs.jlab.org/cgi-bin/DocDB/private/ShowDocument?docid=113 link]
 +
*Shower block layout that includes the position of old preshower blocks[[Media:mapping_shower_oldpreshower.png| (png)]]
 +
 
 +
==Capacitative couplings to FIFO outputs==
 +
*Information on capacitative couplings to FIFO outputs [https://logbooks.jlab.org/entry/3914544 link]
 +
 
 +
==EDTM setup with the DVCS pulser==
 +
*EDTM setup with the DVCS pulser [[Media:coin.png| (png)]]
 +
 
 +
==Study of the Linear Region of Operation for all the Electronic Modules==
 +
*Study of the Linear Region of Operation for all the Electronic Modules [https://sbs.jlab.org/cgi-bin/DocDB/private/ShowDocument?docid=118 link]

Latest revision as of 22:34, 2 October 2021

return to SBS wiki

BBCal Software

BigBite How-to

Adjusting High Voltage using GUI [‎pdf]

BBCal dimensions

Cable Layout in the Hall

Detector Maps

  • Shower elementID vs rows and columns numbers (pdf)
  • Preshower elementID vs rows and columns numbers (pdf)

Cable Mapping at Front End

  • BBCAL mapping at front end patch panels [link]
  • BBCAL mapping at front end summer modules [link]

Cable Mapping at Weldment

High Voltage Mapping

Trigger Logic and Monitor

  • Introduction to the BigBite Trigger Logic [link]
  • Trigger Monitor Patch panels at Weldment and Front End (pdf)
  • NIM to ECL units for trigger monitor (pdf)


DAQ

  • FADC Addresses (png)
    • The position of the word matches the position of the switch, if the VME connector is on the right.

BigBite Block Dimensions

  • BigBite shower and preshower block dimensions link
  • Shower block layout that includes the position of old preshower blocks (png)

Capacitative couplings to FIFO outputs

  • Information on capacitative couplings to FIFO outputs link

EDTM setup with the DVCS pulser

  • EDTM setup with the DVCS pulser (png)

Study of the Linear Region of Operation for all the Electronic Modules

  • Study of the Linear Region of Operation for all the Electronic Modules link